



UNIVERSITÀ  
DEGLI STUDI DI TRIESTE



**Lab 0 – Getting acquainted with the tools**

**A.Carini – Progettazione di sistemi elettronici**

# Preliminaries

- The DE-series boards require the Intel Quartus Prime CAD software. The Intel FPGA University Program recommends installation of Quartus Prime Lite Edition.
- Install this software on the computer, and ensure that the type of Intel FPGA family that is used on the board is included in the installation (Cyclone® V FPGAs).
- Plug in the power adapter that was included with the board.
- Use the provided USB cable to connect the connector on the DE-series board labeled USB Blaster to a USB port on the computer.
- Press the power button to turn on the DE-series board. The computer will recognize the new hardware connected to its USB port, but it will be unable to proceed if it does not have the required driver already installed.
- The DE-series board is programmed by using Intel's USB-Blaster, or USB-Blaster II, driver software. If the driver software is not already installed, then follow the steps of Section 4.1 of [Getting\\_Started\\_with\\_DE-series\\_boards.pdf](#).

# Assignment

- Perform the Quartus\_Std\_Introduction tutorial.
- When requested select the FPGA: Cyclone V SoC 5CSEMA5F31C6
- For assigning the pin use:
  - SW0: PIN\_AB12
  - SW1: PIN\_AC12
  - LEDR0: PIN\_V16
- Be aware that Figure 31 is wrong. The right figure is in the next slide

# Figure 31 corrected

The screenshot shows the Altera Programmer software interface. The title bar indicates the file path: `D:/FPGA/introtutorial/light - light - [light.cdf]*`. The menu bar includes `File Edit View Processing Tools Window Help`. The hardware setup section shows `DE-SoC [USB-1]` selected, with `Mode: JTAG` and a `Progress:` field. A checkbox for `Enable real-time ISP to allow background programming when available` is present.

The main table lists the device configuration:


File	Device	Checksum	Usercode	Program/Verify	Blank-Check	Examine	Security Bit	Erase	ISP CLAMP
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/light...	5CSEMA5F31	00AF516B	00AF516B	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Below the table is a diagram showing the connection between the `SOCVHPS` and `5CSEMA5F31` devices. The `SOCVHPS` device is connected to the `5CSEMA5F31` device via `TDI` and `TDO` signals.

# Assignment

- Perform the Quartus\_II\_Simulation tutorial.
- When requested select the FPGA: Cyclone V SoC 5CSEMA5F31C6
- In Section IV, select as simulation tool ModelSim-Altera and provide the right path (e.g., in the following figure).
- If the following error appears:
  - **# \*\* Error (suppressible): (vsim-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.**
  - *In the Simulation Waveform Editor, choose Simulation Settings|Simulation Options and delete -novopt following vsim in the Model Script (and save the changes).*
- The Timing Simulation currently does not work with Cyclone V.
- Moreover, if the following error appear:
  - **# \*\* Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "majority3\_vhd.sdo".**
  - Select Simulation -> Simulation settings -> Verilog and repeat the timing simulation.

# Assignment



# Assignment

- Perform the Using\_ModelSim tutorial.
- The files mentioned in the tutorial can be found in Using\_ModelSim.zip
- For the timing simulation, in Quartus Prime you need the device support of Cyclone IV (at this time, timing simulation is not possible with Cyclone V).

# Assignment

- Perform the «Tutorial1 Schematico» tutorial.