



#### **09 – Resolved signals**

**A.Carini – Progettazione di sistemi elettronici**

## **Resolved signals**

- The VHDL language requires the designer to specify precisely which values are obtained from the interconnection of multiple outputs (i.e., drivers) on the same signal.
- This is done with the *resolved signals*, which are an extension of the normal signals studied in the previous lessons.
- The resolved signals include in their definition a function, called *resolution function*, that is used for computing the final value of the signal from the contributions of all drivers.





# **Example: tri-state logic**

We want to write a resolved signal of the type:

type tri\_state\_logic is ('0', '1', 'Z');

- The resolution function must be capable to accept any number of contributions of type *tri\_state\_logic* and must return a *tri\_state\_logic*.
- We write a resolution function that has a single parameter, which is an unconstrained array of elements *tri\_state\_logic.*

type tri\_state\_logic\_array is array (integer range <>) of tri\_state\_logic;





## **Example: tri-state logic**

```
function resolve_tri_state_logic (values : in tri_state_logic_array)
                                 return tri_state_logic is
    variable result : tri_state_logic := Z;
begin
    for index in values' range loop
         if values(index) /= 'Z' then
              result := values(index);end if:
    end loop;
    return result;
end function resolve tri state logic;
```
signal s1 : resolve\_tri\_state\_logic tri\_state\_logic;





## **Resolved signal**

signal s1 : resolve tri state logic tri state logic;

- The resolution function indicates that the signal is a *resolved signal*, with the resolution function there given.
- Since the signal is a resolved signal, it can have different drivers.
- When a transaction for the signal becomes active, the novel value is not applied directly to the signal.
- On the contrary, the contributions of all sources connected to the signal are grouped together in an array, which is passed to the resolution function.
- The result of the resolution function is the new value applied to the signal.





## **Resolved signal**

• The syntax behind the *resolve signals:*

subtype indication  $\Leftarrow$ [ resolution\_function\_name ] type\_mark [ range ( *range\_attribute\_name*  $\parallel$  simple\_expression  $\parallel$  to  $\parallel$  downto  $\parallel$  simple\_expression  $\parallel$  $\mathbb{I}$  (discrete\_range {, ... })  $\mathbb{I}$ 

• Also *resolved subtypes* and types*:*

subtype resolved logic is resolve\_tri\_state\_logic\_tri\_state\_logic;

signal s2, s3 : resolved\_logic;





## **Example: a four value logic**

```
package MVL4 is
```

```
type MVL4_ulogic is (X', '0', '1', 'Z'); -- unresolved logic type
type MVL4_ulogic_vector is array (natural range <>) of MVL4_ulogic;
function resolve_MVL4 (contribution : MVL4_ulogic_vector)
                       return MVL4_ulogic;
subtype MVL4_logic is resolve_MVL4 MVL4_ulogic;
```
end package MVL4;

package body MVL4 is

type table is array (MVL4\_ulogic, MVL4\_ulogic) of MVL4\_ulogic; constant resolution\_table : table :=  $-$  'X' '0' '1' 'Z'



function resolve\_MVL4 (contribution : MVL4\_ulogic\_vector) return MVL4\_ulogic is variable result : MVL4\_ulogic := 'Z';

#### begin

for index in contribution'range loop

result := resolution\_table(result, contribution(index)); end loop:

```
return result:
```
end function resolve\_MVL4;

```
end package body MVL4:
```




## **Example: a tri-state buffer**

```
use work.MVL4.all:
entity tri_state_buffer is
```

```
port (a, enable : in MVL4_ulogic; y : out MVL4_ulogic);
end entity tri_state_buffer;
```

```
architecture behavioral of tri_state_buffer is
begin
    y \leq y \leq 2 when enable = '0' else
          a when enable = '1' and (a = '0' or a = '1') else
          'X':
end architecture behavioral;
```




# **Example: a tri-state buffer**

```
use work.MVL4.all:
architecture gate_level of misc_logic is
    signal src1, src1_enable: MVL4_ulogic;
    signal src2, src2_enable: MVL4_ulogic;
    signal selected_val: MVL4_logic;
     ......begin
    src1_buffer: entity work.tri_state_buffer(behavioral)
         port map (a \Rightarrow src1, enable => src1_enable, y \Rightarrow selected_val);
    src2_buffer: entity work.tri_state_buffer(behavioral)
         port map (a \Rightarrow src2, enable => src2_enable, y \Rightarrow selected_val);
     ...end architecture gate_level;
```




## **Composite resolved subtype**

```
package words is
    type X01Z is ('X', '0', '1', 'Z');
    type uword is array (0 to 31) of X01Z;
    type uword_vector is array (natural range <>) of uword;
    function resolve_word (contribution : uword_vector) return uword;
    subtype word is resolve_word uword;
```
end package words;





## **Composite resolved subtype**

```
package body words is
    type table is array (X01Z, X01Z) of X01Z;
    constant resolution_table : table :=
         - 'X' '0' '1' 'Z'
         (('X', 'X', 'X', 'X'), \t -- 'X')(X', '0', 'X', '0'), -- '0',<br>
(X', 'X', '1', '1'), -- '1'(X', '0', '1', 'Z')); -- 'Z'
    function resolve_word (contribution : uword_vector) return uword is
         variable result : uword := (others => 'Z');begin
         for index in contribution range loop
             for element in uword'range loop
                  result(element) :=resolution_table( result(element), contribution(index)(element) );
             end loop;
         end loop;
         return result:
    end function resolve_word;
end package body words;
```




## **Example: data port inout**

use work.words.all; entity cpu is port (address: out uword; data: inout uword; ... ); end entity cpu;

use work.words.all:

entity memory is port (address: in uword; data: inout uword; ... ); end entity memory;

architecture top\_level of computer\_system is

```
use work.words.all:
signal address : uword;
signal data : word;
```
 $\cdots$ 

. . .

#### begin

```
the_cpu: entity work.cpu(behavioral)
    port map (address, data, ...);
the_memory: entity work.memory(behavioral)
    port map (address, data, ... );
```
end architecture top\_level;





## **Problem**

• It is illegal to do this kind of partial assignment:

```
boot rom : entity work.ROM(behavioral)
     port map (a \Rightarrow address, d \Rightarrow data(24 to 31), ... ); -- illegal
```
- In the data signal we would have 2 sources for bits 0 to 23, 3 sources for bits 24 to 31.
- Solution: declare a composite type composed by elements of a resolved type:

type MVL4\_logic\_vector is array (natural range <>) of MVL4\_logic;





## **Example**

```
use work.MVL4.all:
entity ROM is
    port (a: in MVL4_ulogic_vector(15 downto 0);
           d : inout MVL4_logic_vector(7 downto 0);
           rd : in MVL4 ulogic );
end entity ROM;
use work.MVL4.all:
entity SIMM is
    port (a : in MVL4 ulogic vector(9 downto 0);
           d : inout MVL4_logic_vector(31 downto 0);
           ras, cas, we, cs : in MVL4_ulogic);
end entity SIMM;
architecture detailed of memory_subsystem is
    signal internal data : MVL4 logic vector(31 downto 0);
    . . .
begin
    boot_ROM : entity work.ROM(behavioral)
         port map (a \Rightarrow internal_addr(15 downto 0),
                    d \Rightarrow internal_data(7 downto 0),
                    rd \Rightarrow ROM select );
    main_mem: entity work.SIMM(behavioral)
         port map (a \equiv main_mem_addr, d \equiv internal_data, ... );
    \dddotscend architecture detailed;
```




#### **VHDL 2008: resolved composite subtypes**

- In the previous examples, MLV4 ulogic vector and MLV4 logic vector are different types, and their values are incompatible.
- To solve this problem, since VHDL 2008 it is possible to define a subtype of a composite type, in which we introduce a resolution function for the elements:

subtype MVL4 logic vector is (resolve MVL4) std ulogic vector;

The syntax rule that is applied is:

resolution indication  $\Leftarrow$ *resolution\_function\_name* contracted indication

 $\mathbb{I}$  (*record\_element\_*identifier resolution\_indication  $\mathbb{I}$  {, ... })





#### **VHDL 2008: resolved composite subtypes**

```
type unresolved RAM content type is
  array (natural range \langle \rangle of MVL4_ulogic_vector;
subtype RAM content type is
  ((resolve MVL4)) unresolved RAM content type;
 type unresolved status type is record
   valid: MVL4 ulogic:
   dirty: MVL4 ulogic;
   tag : MVL4 ulogic vector;
 end record unresolved_status_type;
 subtype status resolved valid is
   (valid wired and) unresolved status type;
```




## **Summarizing**

- The *resolved signal* and the *resolved types* are the only way we can connect together multiple drivers for a signal.
- We need a *resolution function* for determining the final value of the signal.
- The *resolution function* must have a single parameter, which is an *unconstrained array* with value of the type of the signal, and must return a value of the type of the signal.
- The type of the array's index does not matter, provided that it is capable to enumerate the largest collection of sources for the *resolved signal*.
- The *resolution function* must be a **pure** function, i.e., must not have side effects.
- Since the order of the contributions passed to the function is unknown, it must be a *commutative* function.





## **Summarizing**

- During simulation, the *resolution function* is called every time one of the *resolved signal* sources is active.
- During synthesis, the *resolution function* specifies how the synthesized hardware shall combine the values of the different sources of the *resolved signal*.





# **IEEE Std\_Logic\_1164 resolved subtypes**

type std\_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'); type std\_ulogic\_vector is array (natural range  $\langle \rangle$ ) of std\_ulogic;

- ulogic means unresolved logic
- The resolved types are:

function resolved (s: std\_ulogic\_vector) return std\_ulogic; subtype std\_logic is resolved std\_ulogic;

type std\_logic\_vector is array (natural range <>) of std\_logic;

•VHDL 2008:

is subtype std logic vector (resolved) std ulogic vector;





## **The resolution function**

type stdlogic table is array (std ulogic, std ulogic) of std ulogic; constant resolution table : stdlogic table :=

```
-- 'U', 'X', 'O', '1', 'Z', 'W', 'L', 'H', '-'
  ( ( 'U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', 'U' ), - U''X'^{\prime} 0'
     ( 'U', 'X', 'X', '1', '1', '1', '1', '1', '1', 'X') , -^{\prime}1^{\prime}( 'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', 'X' ), --
                                                                            ^{\prime}7'
     (\quad \  \  \, \lceil\mathsf{U}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{X}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{O}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{1}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{W}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{W}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{W}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{W}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{X}^{\mathsf{T}}\,,\quad \, \lceil\mathsf{X}^{\mathsf{T}}\,\rceil\,\,\b^{\prime} W ^{\prime}\mathbf{u}( 'U', 'X', 'O', '1', 'H', 'W', 'W', 'H', 'X' ), -- 'H'
     \mathcal{E}:
function resolved ( s : std_ulogic_vector ) return std_ulogic is
  variable result : std ulogic := Z'; -- weakest state default
begin
  if s'length = 1 then
     return s(s'low);
  else
     for i in s'range loop
        result := resolution table(result, s(i));
     end loop;
  end if;
  return result;
end function resolved;
```




#### **Resolved subtypes**

subtype X01 is resolved std\_ulogic range 'X' to '1'; subtype X01Z is resolved std\_ulogic range 'X' to 'Z';  $---('X', '0', '1', 'Z')$ subtype UX01 is resolved std\_ulogic range 'U' to '1';  $---('U', 'X', '0', '1')$ subtype UX01Z is resolved std\_ulogic range 'U' to 'Z';  $---('U', X', '0', '1', 'Z')$ 

 $--('X', '0', '1')$ 





### **Port** *inout* **with a resolved signal**

- Let us consider a port with mode *inout* connected to a resolved signal.
- Which is the value at the port's input: the value driven by the port or the value of the resolved signal?
- The value of the resolved signal.
- A port with mode *inout* is modeled at the output as a driver that contributes to the signal value and at the input as a sensor that monitors the actual value of the signal.





## **Example: wired-and synchronization**

```
library ieee; use ieee.std_logic_1164.all;
entity bus_module is
    port (synch : inout std_ulogic; ...);
end entity bus_module;
```
architecture top\_level of bus\_based\_system is signal synch\_control: std\_logic;

begin

 $...$ 

 $...$ 

```
synch_control_pull_up : synch_control <= 'H';
bus_module_1: entity work.bus_module(behavioral)
    port map ( synch \Rightarrow synch control, ... );bus_module_2: entity work.bus_module(behavioral)
    port map (synch = > synch_{control}, \ldots);
```
end architecture top\_level;





## **Example: wired-and synchronization**

```
architecture behavioral of bus module is
begin
    behavior : process is
         ...begin
        synch \leq '0' after Tdelay_synch;
         ...-- ready to start operation
         synch \leq Z' after Tdelay_synch;
         wait until synch = 'H';
         -- proceed with operation
         ...end process behavior;
end architecture behavioral;
```




#### **Resolved ports**

- The ports of an entity can also be declared of a *resolved subtype.*
- Example: when an architecture comprises a certain number of processes that drive a port or a certain number of *component instances* whose outputs are connected to the same port.
- The final value of the *resolved port* will be determined by resolving all sources inside the architecture body.





## **Resolved port** *inout*

```
library ieee; use ieee.std_logic_1164.all;
entity IO section is
    port (data_ack: inout std_logic; ...);
end entity IO_section;
```
- We could have different I/O controllers connected to the same port of *data\_ack*.
- At the top level this port could be connected to a resolved signal.
- The value of the signal will be resolved after the value driven by the *resolved port* is resolved.
- The *resolution function* of the signal could be different from that of the port.





## **Resolved port hierarchy**

- We could consider different levels of port hierarchy with a process nested at the lowest level that drives a value to be passed through some *resolved ports*  up to a signal at the top level.
- The value of the signal at the highest level is called *effective value* of the signal.
- The *effective value* is returned down the port hierarchy for determining the actual value of each port with mode *in* or *inout*.





# **Example**







# *'driving\_value* **attribute**

- Allows a process to find the value it is presently contributing to a *resolved signal*.
- It cannot be used for determining the value contributed from other processes.





## **Resolved signal parameters**

- In case of signal parameters in subprograms with mode *out* : no signal resolution is executed inside the subprogram.
- In case of signal parameters with mode *in* : the subprogram sees the effective value of the signal.
- In case of signal parameters with mode *inout* : the subprogram sees the effective value of the signal and no internal resolution is performed.





# **Example**

procedure init\_synchronize (signal synch : out std\_logic) is begin

```
synch \leq \degree 0':
```
end procedure init\_synchronize;

procedure begin\_synchronize (signal synch: inout std\_logic; Tdelay : in delay length  $:= 0$  fs  $)$  is

```
begin
```

```
synch \leq Z' after Tdelay;
    wait until synch = 'H';
end procedure begin_synchronize;
procedure end_synchronize (signal synch: inout std_logic;
                              Tdelay : in delay length := 0 fs ) is
begin
    synch \leq '0' after Tdelay;
```

```
wait until synch = '0';
```

```
end procedure end_synchronize;
```


# **Example**

```
synchronized_module : process is
    ......begin
    init_synchronize(barrier);
    888loop
         ...begin_synchronize(barrier);
               -- perform operation, synchronized with other processes
         \cdotsend_synchronize(barrier);
         ...end loop;
end process synchronized_module;
```




- Peter Ashenden, «The designers' guide to VHDL» Morgan Kaufmann,
	- Chapter 8



