



UNIVERSITÀ  
DEGLI STUDI DI TRIESTE



## Pipelined MAC

A.Carini – Progettazione di sistemi elettronici

# MAC between complex numbers

$N$

$$\sum_{i=1}^N x_i y_i$$


$$P_{\text{real}} = x_{\text{real}} \times y_{\text{real}} - x_{\text{imag}} \times y_{\text{imag}}$$

$$P_{\text{imag}} = x_{\text{real}} \times y_{\text{imag}} + x_{\text{imag}} \times y_{\text{real}}$$


$$S_{\text{real}} = x_{\text{real}} + y_{\text{real}}$$

$$S_{\text{imag}} = x_{\text{imag}} + y_{\text{imag}}$$


## MAC between complex numbers



## MAC between complex numbers



# Pipelined MAC between complex numbers



## Fixed point numeric format Q1.15

bit index	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bit weight	$-2^0$	$2^{-1}$	$2^{-2}$	$2^{-3}$	$2^{-4}$	$2^{-5}$	$2^{-6}$	$2^{-7}$	$2^{-8}$	$2^{-9}$	$2^{-10}$	$2^{-11}$	$2^{-12}$	$2^{-13}$	$2^{-14}$	$2^{-15}$

*The format of a 16-bit, two's-complement, fixed-point binary number.*

## The entity declaration

```
library ieee; use ieee.std_logic_1164.all;  
entity mac is  
    port ( clk, clr : in std_ulogic;  
          x_real : in std_ulogic_vector(15 downto 0);  
          x_imag : in std_ulogic_vector(15 downto 0);  
          y_real : in std_ulogic_vector(15 downto 0);  
          y_imag : in std_ulogic_vector(15 downto 0);  
          s_real : out std_ulogic_vector(15 downto 0);  
          s_imag : out std_ulogic_vector(15 downto 0);  
          ovf : out std_ulogic );  
end entity mac;
```

## Behavioral model

- In the first implementation we focus on the algorithm.
- Instead of doing the numeric operations on binary data, in the behavioral model we can:
  - Transform the input data in value of type *real*,
  - Perform all operations with the predefined operators,
  - Transform the real result in the output binary format.

# Binary/real conversion functions

- Study the attached modules in the following order:
  - `to_fp.vhdl` entity `to_fp`
  - `to_fp-behavioral.vhdl` architecture behavioral of `to_fp`
  - `to_fp_test.vhdl` entity `to_fp_test`
  - `to_fp_test-bench.vhdl` architecture bench of `to_fp_test`
  
- `to_vector.vhdl` entity `to_vector`
- `to_vector-behavioral.vhdl` architecture behavioral of `to_vector`
- `to_vector_test.vhdl` entity `to_vector_test`
- `to_vector_test-bench.vhdl` architecture bench of `to_vector_test`


# Behavioral model of MAC

- Study:
  - mac.vhdl
  - mac-behavioral.vhdl
- entity mac
- architecture behavioral of mac
- Note how all pipeline computations are performed from the output to the input in order to simulate the behavior of pipeline.
- N.B.: it is assumed to have 5 guard bits in the accumulator (even though the result has 16 bits), and to have a sufficient number of guard bits for summations and partial products.


# Behavioral model test

- Study:
  - mac\_test.vhdl
  - mac\_test-bench\_behavioral.vhdl
- entity mac\_test  
architecture bench\_behavioral of  
mac\_test
- The complex type has been introduced for simplifying the test bench implementation.
- The first sequence verifies the sum, the second sequence verifies the overflow detection.


# Result of test (1)




## Result of test (2)



# RTL model



# Data format



# RTL model modules

- Study in the following order:
  - reg.vhdl
  - reg-behavioral.vhdl
  - multiplier.vhdl
  - multiplier-behavioral.vhdl
  - multiplier\_test.vhdl
  - multiplier\_test-bench.vhdl

```
entity reg  
architecture behavioral of  
reg
```

```
entity multiplier  
architecture behavioral of  
multiplier  
entity multiplier_test  
architecture bench of  
multiplier_test
```

# RTL model modules

- product\_adder\_subtracter.vhdl
  - entity product\_adder\_subtracter
- product\_adder\_subtracter-behavioral.vhdl
  - architecture behavioral of behavioral
- accumulator\_adder.vhdl
  - entity accumulator\_adder
- accumulator\_adder-behavioral.vhdl
  - architecture behavioral of accumulator\_adder
- accumulator\_reg.vhdl
  - entity accumulator\_reg
- accumulator\_reg-behavioral.vhdl
  - architecture behavioral of accumulator\_reg

# RTL model modules

- synch\_sr\_ff.vhdl entity synch\_sr\_ff
  - synch\_sr\_ff-behavioral.vhdl architecture behavioral of synch\_sr\_ff
  - overflow\_logic.vhdl entity overflow\_logic
  - overflow\_logic-behavioral.vhdl architecture behavioral of overflow\_logic
  - mac-rtl.vhdl architecture rtl of mac
    - (pay attention to the final scaling to obtain a Q1.15 data format)

## RTL model modules

- The test can be performed with same test bench we used for the behavioral model or by comparing the RTL model with the behavioral model.
- Study:
  - mac\_test-bench\_rtl.vhdl
  - architecture bench\_rtl of mac\_test
  - mac\_test-bench\_verify.vhdl
  - architecture bench\_verify of mac\_test

## See:

- Peter Ashenden, «The designers' guide to VHDL» Morgan Kaufmann, ed 2002
  - Chapter 13