`timescale 1ps / 1ps

module i2c_busy(sda,scl,z);
	input sda,scl;
	output z;
	wire y,i;

	assign #20 i=( sda & y);
	assign #20 y=(~scl | i);
	assign #20 z=(~sda | y);
endmodule