

SignalTap II with Verilog Designs

1 Introduction

This tutorial explains how to use the SignalTap II feature within Altera's Quartus ® II software. The SignalTap II Embedded Logic Analyzer is a system-level debugging tool that captures and displays signals in circuits designed for implementation in Altera's FPGAs.

Contents:

- Example Circuit
- Using the SignalTap II Logic Analyzer
- Probing the Design Using SignalTap
- Advanced Trigger Options
- Sample Depth and Buffer Acquisition Modes

2 Background

Quartus® II software includes a system level debugging tool called SignalTap II that can be used to capture and display signals in real time in any FPGA design.

During this tutorial, the reader will learn about:

- Probing signals using the SignalTap software
- Setting up triggers to specify when data is to be captured

This tutorial is aimed at the reader who wishes to probe signals in circuits defined using the Verilog hardware description language. An equivalent tutorial is available for the reader who prefers the VHDL language.

The reader is expected to have access to a computer that has Quartus II software installed. The detailed examples in the tutorial were obtained using Quartus II version 10.1, but other versions of the software can also be used.

Note: Please note that there are no red LEDs on a DE0 board. All procedures using red LEDs in this tutorial are to be completed on the DE0 board using green LEDs instead. If you are doing this tutorial on a DE0 board, replace *LEDR* with *LEDG* in the Verilog modules below.

3 Example Circuit

As an example, we will use the switch circuit implemented in Verilog in Figure [1.](#page-1-0) This circuit simply connects the first 8 switches on the DE-series board to the first 8 red LEDs on the board. It does so at the positive edge of the clock (CLOCK_50) by loading the values of the switches into a register whose output is connected directly to the red LEDs.

> // Top-level module module switches (SW, CLOCK_50, LEDR); input [7:0] SW; input CLOCK_50; output reg [7:0] LEDR; always @(posedge CLOCK_50) LEDR $[7:0] \leq SW [7:0]$; endmodule

Figure 1. The switch circuit implemented in Verilog code

Implement this circuit as follows:

- Create a project *switches*.
- Include a file *switches.v*, which corresponds to Figure [1,](#page-1-0) in the project.
- Select the correct device that is associated with the DE-series board. A list of device names for DE-series boards can be found in Table [1.](#page-2-0)
- Import the relevant qsf file. For example, for a DE2 board, this file is called *DE2_pin_assignments.qsf* and can be imported by clicking Assignments > Import Assignments. For convenience, this file is provided in the *design_files* subdirectory within the tutorials folder, which is included on the CD-ROM that accompanies the DE-series board and can also be found on Altera's DE-series web pages. The node names used in the sample circuit correspond to the names used in this file.
- On a DE2-70 board, change the operating mode of the nCEO pin to regular I/O by going to Assignments > Device > Device and Pin Options > Dual-Purpose Pins and double-clicking on the Value field of the nCEO pin and changing it to Use as regular I/O. The nCEO pin can be reserved as a dedicated programming pin or a regular I/O pin. For the purposes of this tutorial, we will use it as a regular I/O pin.
- Compile the design.

Board	Device Name
DE ₀	Cyclone III EP3C16F484C6
DE ₁	Cyclone II EP2C20F484C7
DE ₂	Cyclone II EP2C35F672C6
DE2-70	Cyclone II EP2C70F896C6
DE2-115	Cyclone IVE EP4CE115F29C7

Table 1. DE-series FPGA device names

4 Using the SignalTap II software

In the first part of the tutorial, we are going to set up the SignalTap Logic Analyzer to probe the values of the 8 LED switches. We will also set up the circuit to trigger when the first switch (LED[0]) is high.

1. Open the SignalTap II window by selecting File > New, which gives the window shown in Figure [2.](#page-3-0) Choose SignalTap II Logic Analyzer File and click OK.

Figure 2. Need to prepare a new file.

2. The SignalTap II window with the Setup tab selected is depicted in Figure [3.](#page-4-0) Save the file under the name *switches.stp*. In the dialog box that follows (Figure [4\)](#page-4-1), click OK. For the dialog "Do you want to enable SignalTap II file 'switches.stp' for the current project?" click Yes (Figure [5\)](#page-4-2). The file *switches.stp* is now the SignalTap file associated with the project.

Note: If you want to disable this file from the project, or to disable SignalTap from the project, go to Assignments > Settings. In the category list, select SignalTap II Logic Analyzer, bringing up the window in Figure [6.](#page-5-0) To turn off the analyzer, uncheck Enable SignalTap II Logic Analyzer. Also, it is possible to have multiple SignalTap files for a given project, but only one of them can be enabled at a time. Having multiple SignalTap files might be useful if the project is very large and different sections of the project need to be probed. To create a new SignalTap file for a project, simply follow Steps 1 and 2 again and give the new file a different name. To change the SignalTap file associated with the project, in the SignalTap II File name box browse for the file wanted, click Open, and then click OK. For this tutorial we want to leave SignalTap enabled and we want the SignalTap II File name to be *switches.stp*. Make sure this is the case and click OK to leave the settings window.

SIGNALTAP II WITH VERILOG DESIGNS

Figure 3. The SignalTap II window.

Figure 4. Click OK to this dialog.

Figure 5. Click Yes to this dialog.

Figure 6. The SignalTap II Settings window.

3. We now need to add the nodes in the project that we wish to probe. In the Setup tab of the SignalTap II window, double-click in the area labeled Double-click to add nodes, bringing up the Node Finder window, as shown in Figure [7.](#page-6-0) For the Filter field, select SignalTap II: pre-synthesis, and for the Look in field select |switches|. Click List. This will now display all the nodes that can be probed in the project. Highlight SW[0] to SW[7], and then click the > button to add the switches to be probed. Then click OK.

\ast Named:	v Filter:			×	List	OK
Customize SignalTap II: pre-synthesis						
Iswitches Look in:		v	ᢦ	Include subentities		Cancel
Nodes Found:				Selected Nodes:		
Name	Assignments	۸ Type		Name	Assignments	Type
\bullet LEDR[3]	PIN AC22	Output		\Rightarrow SW[0]	PIN N25	Input
\bullet LEDR[4]	PIN AD22	Output		\mathbb{R} SW[1]	PIN N26	Input
\bullet LEDR[5]	PIN AD23	Output		\Rightarrow SW[2]	PIN P25	Input
◉ LEDR[6]	PIN AD21	Output	\geq	B SW[3]	PIN AE14	Input
\bullet LEDR[7]	PIN AC21	Output		B SW[4]	PIN AF14	Input
o LEDR	Unassigned	Output Gr	$\,>$	\mathbb{R} sw[5]	PIN AD13	Input
D LEDR[0]~reg0	Unassigned	Registere	$\,<$	\Rightarrow SW[6]	PIN AC13	Input
EDR[1]~reg0	Unassigned	Registere		\Rightarrow SW[7]	PIN C13	Input
■ LEDR[2]~reg0	Unassigned	Registere	\le			
EDR[3] ~reg0 Unassigned		Registere				
⊕ LEDR[4]~reg0	Unassigned	Registere				
EDR[5]~reg0 Unassigned		Registere				
EDR[6]~reg0 Unassigned		Registere				
o LEDR[7]~reg0	Unassigned	Registere				

Figure 7. Adding nodes in the Node Finder window on a DE-series board.

4. Before the SignalTap analyzer can work, we need to specify what clock is going to run the SignalTap module that will be instantiated within our design. To do this, in the Clock box of the Signal Configuration pane of the SignalTap window, click ..., which will again bring up the Node Finder window. Select List to display all the nodes that can be added as the clock, and then double-click CLOCK_50, which results in the image shown in Figure [8.](#page-6-1) Click OK.

Node Finder						
\ast Named: switches Look in: Nodes Found:	× Filter:	SignalTap II: post-fitting × \cdots	M	× Customize Include subentities Selected Nodes:	List	OK Cancel
Name	Assignments	Type		Name	Assignments	Type
\rightarrow CLOCK_50 ◕ CLOCK 50 \sim SW[0] D D SW[1] \mathbb{R} SW[2] SW[3] D SW[4] D \blacksquare sw[5] \blacksquare sw[6] \mathbb{R} SW[7]	PIN N2 Unassigned PIN_N25 PIN_N26 PIN P25 PIN AE14 PIN AF14 PIN_AD13 PIN_AC13 PIN_C13	Input Combinational Input Input Input Input Input Input Input Input	$\, >$ \gg $\,<\,$ <<	CLOCK_50	PIN N2	Input
$\left\langle \cdot \right\rangle$ $\rm{H\,II}$		×		$\left\langle \cdot \right\rangle$ $\mathop{\mathrm{HH}}\nolimits$		×. J.

Figure 8. Setting CLOCK_50 as the clock for the SignalTap instance on a DE-series board.

5. With the Setup tab of the SignalTap window selected, select the checkbox in the Trigger Conditions column. In the dropdown menu at the top of this column, select Basic. Right-click on the Trigger Conditions cell corresponding to the node SW[0] and select High. Now, the trigger for running the Logic Analyzer will be

when the first switch on the DE-series board is set to high, as shown in Figure [9.](#page-7-0) Note that you can right click on the Trigger Conditions cell of any of the nodes being probed and select the trigger condition from a number of choices. The actual trigger condition will be true when the logical AND of all these conditions is satisfied. For now, just keep the trigger condition as SW[0] set to high and the others set to their default value, Don't Care.

	auto signaltap 0		Allow all changes			
Node					Data Enable Trigger Enable Trigger Conditions	
	Type Alias	Name	8	8	Basic 1⊽	
\Rightarrow		SW[0]	ঢ়	ঢ়		
\Rightarrow		SW11	ঢ়	ঢ়	翜	
\Rightarrow		SVV[2]	ঢ়	ঢ়	▩	
\Rightarrow		SW ₃	⊽	ঢ়	翜	
\Rightarrow		SW[4]	ঢ়	ঢ়	▧	
\Rightarrow		SW[5]	ঢ়	ঢ়	露	
\Rightarrow		SW[6]	ঢ়	ঢ়	露	
\Rightarrow		SW[7]	ঢ়	ঢ়	露	

Figure 9. Setting the trigger conditions.

6. For SignalTap II to work, we need to properly set up the hardware. First, make sure the DE-series board is plugged in and turned on. In the Hardware section of the SignalTap II window, located in the top right corner, click Setup, bringing up the window in Figure [10.](#page-7-1) Double click USB-Blaster in the Available Hardware Items menu, then click Close.

Figure 10. Setting up hardware.

7. The last step in instantiating SignalTap in your design is to compile the design. In the main Quartus II window, select Processing > Start Compilation and indicate that you want to save the changes to the file by clicking Yes. After compilation, go to Tools > Programmer and load the project onto the DE-series board.

5 Probing the Design Using SignalTap II

Now that the project with SignalTap II instantiated has been loaded onto the DE-series board, we can probe the nodes as we would with an external logic analyzer.

- 1. On the DE-series board, first set all of the switches (0-7) to low. We will try to probe the values of these switches once switch 0 becomes high.
- 2. In the SignalTap window, select Processing > Run Analysis or click the icon. Then, click on the Data tab of the SignalTap II Window. You should get a screen similar to Figure [11.](#page-8-0) Note that the status column of the SignalTap II Instance Manager pane says "Waiting for trigger." This is because the trigger condition (Switch 0 being high) has not yet been met. (This is of course if Switch 0 is actually low as instructed in the previous step. If it is not, set it to low and then click Run Analysis again).

Figure 11. SignalTap II window on a DE-series board after Run Analysis has been clicked.

3. Now, to observe the trigger feature of the Logic Analyzer, set Switch 0 on the DE-series board to high. The data window of the SignalTap II window should display the image in Figure [12.](#page-9-0) Note that this window shows the data levels of the 8 nodes being tapped before the trigger condition was met and also after. To see this, flip on any of the switches from 0-7 and then click Run Analysis again. When switch 0 is set to high again, you will see the values of the switches displayed on the SignalTap II Logic Analyzer.

Figure 12. Graphical display of values after trigger condition is met.

6 Advanced Trigger Options

Sometimes in a design you may want to have a more complicated triggering condition than SignalTap's basic triggering controls allow. The following section describes how to have multiple trigger levels.

6.1 Multiple Trigger Levels

In this section, we will set up the analyzer to trigger when there is a positive edge from switch 0, switch 1, switch 2, and then switch 3, in that order.

- 1. Click the Setup tab of the SignalTap II window.
- 2. In the Signal Configuration pane, select 4 from Trigger Conditions dropdown menu as in Figure [13](#page-10-0) (you may have to scroll down in the Signal Configuration pane to see this menu). This modifies the node list window by creating three new Trigger Conditions columns.

Figure 13. Set trigger levels to 4.

3. Right click the Trigger Condition 1 cell for SW[0], and select Rising Edge. Do the same for the Trigger Condition 2 cell for SW[1], Trigger Condition 3 for SW[2], and Trigger Condition 4 for SW[3]. You should end up with a window that looks like Figure [14.](#page-10-1)

Figure 14. Multiple trigger levels set.

- 4. Now, recompile the design and load it onto the DE-series board again.
- 5. Go back to the SignalTap II window, click on the Data tab, and then click Processing > Run Analysis. Note that the window will say "Waiting for trigger" until the appropriate trigger condition is met. Then, in sequence, flip to high switches 0, 1, 2, and then 3.

After this has been done, you will see the values of all the switches displayed as in Figure [15.](#page-11-0) Experiment by following the procedure outlined in this section to set up other trigger conditions and use the DE-series board to test these trigger conditions.

If you want to continuously probe the analyzer, instead of clicking "Run Analysis," click "Autorun Analysis" which is the icon right next to the "Run Analysis" icon. If you do this, every time the trigger condition is met the value in the display will be updated. You do not have to re-select "Run Analysis." To stop the "Autorun

Analysis" function, click the icon.

Figure 15. Logic Analyzer display when all four trigger conditions have been met.

7 Sample Depth and Buffer Acquisition Modes

In this section, we will learn how to set the Sample Depth of our analyzer and about the two buffer acquisition modes. To do this, we will use the previous project and use segmented buffering. Segmented buffering allows us to divide the acquisition buffer into a number of separate, evenly sized segments. We will create a sample depth of 256 bits and divide this into eight 32-sample segments. This will allow us to capture 8 distinct events that occur around the time of our trigger.

- 1. Change the trigger condition back to Basic and have only one trigger condition. Make the trigger condition to be at either edge of SW[0].
- 2. In the Signal Configuration pane of the SignalTap II window, in the Sample depth dropdown menu of the Data pane select 256. This option allows you to specify how many samples will be taken around the triggers in your design. If you require many samples to debug your design, select a larger sample depth. Note, however, that if the sample depth selected is too large, there might not be enough room on the board to hold your design and the design will not compile. If this happens, try reducing the sample depth.
- 3. In the Signal Configuration pane of the SignalTap II window, in the Data section of the pane check Segmented. In the dropdown menu beside Segmented, select 8 32 sample segments. This will result in a pane that looks like Figure [22.](#page-0-0)

SIGNALTAP II WITH VERILOG DESIGNS

Figure 16. Select Segmented buffer acquisition mode with 8 32 sample segments.

- 4. Recompile and load the designed circuit onto the DE-series board. Now, we will be able to probe the design using the Segmented Acquisition mode.
- 5. Go back to the SignalTap II window and click Processing > Run Analysis. Now, flip SW[0] up and down, and in between flips change the values of the other 7 switches. After you have done this 8 times, the values in the buffer will be displayed in the data window, and this will display the values that the 8 switches were at around each trigger. A possible waveform is presented in Figure [23.](#page-0-0) This resulted from the user flipping up one more switch between each flip of SW[0].

Figure 17. Possible waveforms that could result when using the Segmented Acquisition mode.

7.1 Use of Synthesis Keep Directive

Sometimes a design you create will have wires in it that the Quartus compiler will optimize away. A very simple example is the Verilog code below:

> module threeInputAnd(SW, LEDR, CLOCK_50); input CLOCK_50; input [2:0] SW; output reg [0:0] LEDR; wire ab, abc /*synthesis keep*/; assign ab=SW[0]&SW[1]; assign abc=ab&SW[2]; always @ (posedge CLOCK_50) begin LEDR[0]<=abc; end endmodule

Figure 18. Using the Synthesis Keep directive in Quartus II.

A diagram of this circuit is shown in Figure [25.](#page-0-0) The triangular symbols labeled ab and abc are buffers inserted by Quartus. They do not modify the signals passing through them.

Figure 19. The circuit implemented by the code in Figure 24

We wish to instantiate a SignalTap II module that will probe the values of the inputs SW[2:0] and the outputs LEDR[2:0]. We also want to probe the internal wire **ab**. However, normally when this Verilog code is compiled (without the /*synthesis keep*/ directive), the wire ab is optimized away into one logic element, as in Figure [26.](#page-0-0)

Figure 20. The same circuit without the Synthesis Keep directive.

If you wish to probe this internal wire, however, you will have to direct Quartus that you do not want this wire to be optimized away. To do so, place the text */*synthesis keep*/* on the line that declares the wire, right before the semicolon of the line. Figure [24](#page-0-0) already contains this directive. We will now demonstrate how this wire can be probed:

- 1. Create a new Quartus project threeInputAnd and copy the Verilog code from Figure [24.](#page-0-0) Compile the project.
- 2. Go to Tools > SignalTap II Logic Analyzer, and then in the Setup pane of the SingalTap II window, right click and choose Add Nodes.
- 3. For the Filter field, select SignalTap II: pre-synthesis. Select |threeInputAnd| in the Look in drop-down menu and click the List button. Move the nodes **ab**, **SW[0]**, **SW[1]**, **SW[2]**, and **LEDR[0]** into the Selected Nodes list and then click OK.
- 4. In the Signal Configuration pane, select CLOCK_50 as the clock signal.
- 5. Set a Trigger Condition to trigger when ab becomes high.
- 6. Import the relevant pin assignment file for the DE-series board (or assign the pins manually, as described in Section 7 of the Quartus II Introduction tutorials). For a DE2 board, this file is named *DE2_pin_assignments.qsf*
- 7. Compile the project again.
- 8. Go to Tools > Programmer and load the circuit onto the DE-series board.
- 9. Open the SignalTap window again, and select the Data tab. Set all the switches on the DE-series board to the low position. Then, start the analysis by selecting Processing > Run Analysis.

10. Set the first two switches to the high position. The Trigger Condition should be satisfied.

Copyright ©1991-2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.