



POSEICO SPA
Power SEmiconductors Italian COrporation

POSEICO SPA
Via N. Lorenzi 8, 16152 Genova - ITALY
Tel. +39 010 6556234 - Fax +39 010 6557519
Sales Office:
Tel. +39 010 6556775 - Fax +39 010 6445141

FAST SWITCHING THYRISTOR

ATF743

Repetitive voltage up to

2000 V

Mean on-state current

2595 A

Surge current

36 kA

Turn-off time

70 μ s


FINAL SPECIFICATION

mag 06 - ISSUE : 02


Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit																								
BLOCKING																													
V _{RRM}	Repetitive peak reverse voltage		125	2000	V																								
V _{RSM}	Non-repetitive peak reverse voltage		125	2100	V																								
V _{DRM}	Repetitive peak off-state voltage		125	2000	V																								
I _{RRM}	Repetitive peak reverse current	V=VRRM	125	300	mA																								
I _{DRM}	Repetitive peak off-state current	V=VDRM	125	300	mA																								
CONDUCTING																													
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		2595	A																								
I _{T(AV)}	Mean on-state current	180° sin, 1 kHz, Th=55°C, double side cooled		2390	A																								
I _{TSM}	Surge on-state current, non repetitive	sine wave, 10 ms	125	36	kA																								
I ² t	I ² t	without reverse voltage		6480 x1E3	A ² s																								
V _T	On-state voltage	On-state current = 4000 A	125	2,02	V																								
V _{T(TO)}	Threshold voltage		125	1,30	V																								
r _T	On-state slope resistance		125	0,180	mohm																								
SWITCHING																													
di/dt	Critical rate of rise of on-state current, min	From 75% VDRM up to 1200 A, gate 10V 5 ohm	125	500	A/ μ s																								
dv/dt	Critical rate of rise of off-state voltage, min	Linear ramp up to 75% of VDRM	125	600	V/ μ s																								
t _d	Gate controlled delay time, typical	VD=200V, gate source 20V, 10 ohm, tr=.5 μ s	25	0,8	μ s																								
t _q	Circuit commutated turn-off time	di/dt = 60 A/ μ s, I = 2000 A dV/dt = 200 V/ μ s, up to 80% VDRM	125	70	μ s																								
Q _{rr}	Reverse recovery charge	di/dt = 60 A/ μ s, I = 4000 A	125	800	μ C																								
I _{rr}	Peak reverse recovery current	VR = 50 V		350	A																								
I _H	Holding current, typical	VD=5V, gate open circuit	25		mA																								
I _L	Latching current, typical	VD=12V, tp=30 μ s	25		mA																								
GATE																													
V _{GT}	Gate trigger voltage	VD=5V	25	3,5	V																								
I _{GT}	Gate trigger current	VD=5V	25	350	mA																								
V _{GD}	Non-trigger gate voltage, min.	VD=VDRM	125	0,25	V																								
V _{FGM}	Peak gate voltage (forward)		25	30	V																								
I _{FGM}	Peak gate current		25	10	A																								
V _{RGM}	Peak gate voltage (reverse)		25	5	V																								
P _{GM}	Peak gate power dissipation	Pulse width 100 μ s	25	150	W																								
P _{G(AV)}	Average gate power dissipation		25	2	W																								
MOUNTING																													
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		11	°C/kW																								
T _j	Operating junction temperature			-30 / 125	°C																								
F	Mounting force			35.0 / 40.0	kN																								
	Mass			1700	g																								
ORDERING INFORMATION : ATF743 S 20 U _____ tq code																													
standard specification _____ VDRM&VRRM/100																													
<table border="1"> <thead> <tr> <th colspan="6">tq code</th> </tr> </thead> <tbody> <tr> <td>D 10 μs</td> <td>C 12 μs</td> <td>B 15 μs</td> <td>A 20 μs</td> <td>L 25 μs</td> <td></td> </tr> <tr> <td>M 30 μs</td> <td>N 35 μs</td> <td>P 40 μs</td> <td>R 45 μs</td> <td>S 50 μs</td> <td></td> </tr> <tr> <td>T 60 μs</td> <td>U 70 μs</td> <td>W 80 μs</td> <td>X 100μs</td> <td>Y 150μs</td> <td></td> </tr> </tbody> </table>						tq code						D 10 μ s	C 12 μ s	B 15 μ s	A 20 μ s	L 25 μ s		M 30 μ s	N 35 μ s	P 40 μ s	R 45 μ s	S 50 μ s		T 60 μ s	U 70 μ s	W 80 μ s	X 100 μ s	Y 150 μ s	
tq code																													
D 10 μ s	C 12 μ s	B 15 μ s	A 20 μ s	L 25 μ s																									
M 30 μ s	N 35 μ s	P 40 μ s	R 45 μ s	S 50 μ s																									
T 60 μ s	U 70 μ s	W 80 μ s	X 100 μ s	Y 150 μ s																									

SWITCHING CHARACTERISTICS

REVERSE RECOVERY CHARGE
 $T_j = 125\text{ }^\circ\text{C}$




REVERSE RECOVERY CURRENT
 $T_j = 125\text{ }^\circ\text{C}$



$$t_a = I_{rr} / (di/dt) \quad t_b = t_{rr} - t_a$$

$$\text{Softness (s factor)} \quad s = t_b / t_a$$


$$\text{Energy dissipation during recovery } E_r = V_r \cdot (Q_{rr} - I_{rr} \cdot t_a / 2)$$




ATF743 FAST SWITCHING THYRISTOR

FINAL SPECIFICATION mag 06 - ISSUE : 02



ON-STATE CHARACTERISTIC
 $T_j = 125\text{ }^\circ\text{C}$




SURGE CHARACTERISTIC
 $T_j = 125\text{ }^\circ\text{C}$



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Dimensions
in mm



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness $< .03\text{ mm}$ and roughness $< 2\text{ }\mu\text{m}$.

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

