

STW55NM60ND

N-channel 600 V - 0.047 Ω - 51 A TO-247 FDmeshTM II Power MOSFET (with fast diode)

Features

Туре	V _{DSS} (@T _J max)	R _{DS(on)} (max)	I _D
STW55NM60ND	650 V	< 0.060 Ω	51 A

- The worldwide best R_{DS(on)} amongst the fast recovery diode devices in TO-247
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance
- High dv/dt and avalanche capabilities



■ Switching applications

Description

The FDmesh™ II series belongs to the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout and associates all advantages of reduced onresistance and fast switching with an intrinsic fast-recovery body diode.It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging	
STW55NM60ND	55NM60ND	TO-247	Tube	

Contents STW55NM60ND

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 8
4	Package mechanical data	. 9
5	Revision history	11

STW55NM60ND Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	600	V
V_{GS}	Gate- source voltage	±25	٧
I _D	Drain current (continuous) at T _C = 25 °C	51	Α
I _D	Drain current (continuous) at T _C = 100 °C	32	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	204	Α
P _{TOT}	Total dissipation at T _C = 25 °C	350	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	40	V/ns
T _{stg}	Storage temperature	-55 to 150	°C
Tj	Max. operating junction temperature	150	°C

^{1.} Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.36	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	50	°C/W
T _I	Maximum lead temperature for soldering purpose	300	°C

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	15	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	850	mJ

^{2.} $I_{SD} \leq 51$ A, di/dt ≤ 600 A/µs, $V_{DD} = 80\%$ $V_{(BR)DSS}$

Electrical characteristics STW55NM60ND

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	600			V
dv/dt (1)	Drain source voltage slope	V_{DD} =480 V, I_{D} = 51 A, V_{GS} =10 V		30		V/ns
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = Max rating V_{DS} = Max rating @125 °C			1 100	μ Α μ Α
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 25.5 \text{ A}$		0.047	0.060	Ω

^{1.} Characteristic value at turn off on inductive load

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 15 V_{,} I_{D} = 25.5 A$		45		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$		5800 300 30		pF pF pF
C _{oss eq.} ⁽²⁾	Equivalent output capacitance	V _{GS} = 0, V _{DS} = 0 to 480 V		900		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 300 V, I_{D} = 25.5 A R_{G} = 4.7 Ω , V_{GS} = 10 V (see Figure 19), (see Figure 14)		33 68 188 96		ns ns ns
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 480 V, I_D = 51 A, V_{GS} = 10 V, (see Figure 15)		190 30 90		nC nC nC
Rg	Gate input resistance	f=1 MHz Gate DC Bias = 0 Test signal level = 20 mV Open drain		2.5		Ω

^{1.} Pulsed: pulse duration= 300 μ s, duty cycle 1.5%

^{2.} $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)				51 204	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 51 A, V _{GS} = 0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 51 \text{ A}, V_{DD} = 60 \text{ V}$ di/dt = 100 A/ μ s (see Figure 16)		200 1.8 18		ns µC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 51 \text{ A}, V_{DD} = 60 \text{ V}$ di/dt = 100 A/ μ s, $T_j = 150 ^{\circ}\text{C}$ (see Figure 16)		280 3.4 24		ns µC A

^{1.} Pulse width limited by safe operating area

^{2.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%.

Electrical characteristics STW55NM60ND

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics





Figure 6. Transconductance

Figure 7. Static drain-source on resistance



6/12

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on resistance vs temperature





Figure 12. Source-drain diode forward characteristics

Figure 13. Normalized B_{VDSS} vs temperature



577

Test circuits STW55NM60ND

3 Test circuits

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclamped Inductive load test circuit





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform



577


4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

9/12

TO.	2/17	Mac	hani	ical	data
TO.	-241	IVIE:C	пап	16:41	UAIA

Dim.		mm.	
D	Min.	Тур	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е		5.45	
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
øΡ	3.55		3.65
øR	4.50		5.50
S		5.50	



STW55NM60ND Revision history

5 Revision history

Table 8. Document revision history

Date	Revision	Changes
16-Nov-2007	1	First release.
22-Apr-2008	2	Document status promoted from preliminary data to datasheet.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

