Introduzione alle FPGA

Lab 1

Prof. Laura Gonella

Laboratorio di Acquisizione e Controllo Dati a.a. 2024-25

- In these two lab sessions we will learn the basics of VHDL design and behavioral simulation using examples of simple combinatorial and sequential circuits
- We will use a free online software, EDA Playground, that allows to write VHDL code to design and simulate digital blocks



Examples and exercises

- Example: OR gate
- Exercise 1: AND gate
- Exercise 2: 2to1 MUX
- Example: OR gate with "process"
- Example: D-FF
- Exercise 3: 2to1 MUX with "process" and "if" statement
- Exercise 4: D-FF with synchronous reset
- Exercise 5: Shift register

EDA Playground

- <u>https://www.edaplayground.com</u>
- Create an account

EDA Playground



EDA Playground: Examples

EDA playground	New Run 🖋 Save		*** KnowHow Productivity in Vivado using SystemVerilog REGISTER NOW	• Resources - Community - Help - 📌 Playgrounds - 😧 Profile -
Brought to you by ADOULOS	testbench.sv 🕂	design.sv 🕀		
Doulos does not endorse training material from other suppliers on EDA Playground.				
 Languages & Libraries 	1 // Code your testbench here 2 // or browse Examples	1 // Code yo	our design here	
Testbench + Design				
SystemVerilog/Verilog \$				
UVM / OVM 0				
None \$				
None				
OVL SVUnit				
Enable TL-Verilog ()				
Enable Easler UVM () Enable VUnit ()				
 Tools & Simulators @ 				
Select \$				
Open EPWave after run				
Show output file after run				
Examples				
VHDL				
Verilog/SystemVerilog				
EasierUVM				
SVAUnit				
VUnit (Verilog/SV)				
VUnit (VHDL) TL-Verilog				
e + Verilog				
Python + Verilog Python Only				
C++/SystemC				
204				
	●Log <share< th=""><th></th><th></th><th></th></share<>			
	Add a title to help you find your playground Public (anyone with the link can view)			
	$B I H 66 \coloneqq \Xi 9 0$			
	A short description will be helpful for you to remember your playground's details			
By using our website, y	ou agree to the usage of cookies. Hide			

EDA Playground: Examples

EDA playground New					SystemVer	rilog Static & Automatic Lifeti	mes REGISTER	 Resources - 	Community - Help	- 🥜 Playgrounds	s - 🛛 Profile
				playground	FREE WEBIN	Ak April 2, 20					
	Search playgrounds			Search all playgrounds	f just one page	of 50)					
	VHDL Simulator	Methodology OVL Easier UVM ZExamples OSVVM	only								
		$(\leftarrow Prev) \qquad Next \rightarrow$									
	Name †↓	Description	User †I	Modified †	Likes †↓	Views †↓					
	VHDL - Basic OR Gate	Simple VHDL example of an OR gate design and testbench.	Victor Lyuboslavsky	2019/10/28 4:05pm	220	235070					
	RAM	Random Access Memory example and testbench	Victor Lyuboslavsky	2019/10/28 4:05pm	11	25715					
	Minimum and Maximum Example	# Minimum and Maximum Example In VHDL 2008 there are two built-in functions MAXIMUM and MINIMUM tha	Doulos Example	2019/10/28 4:06pm	4	24351					
	If Example	# If Example An `if statement is a sequential statement which executes one branch from a set of br	Doulos Example	2019/10/28 4:06pm	6	13546					
	VHDL Precision example	Here is a simple example of running the Mentor Precision synthesizer. (Because of the way EDA Pla	Doulos Example	2020/11/02 11:39am	2	13351					
	Port Map Example	# Port Map Example A port map is typically used to define the interconnection between instances in	Doulos Example	2019/10/28 4:06pm	2	11824					
	Direct and Component Instantiation Example	$\#$ Direct and Component Instantiation Example VHDL-93 and later offers two methods of _instantiation	Doulos Example	2019/10/28 4:06pm	1	8746					
	Generic Package Example	# Generic Package Example A package contains common definitions that can be shared across a VHDL de	Doulos Example	2019/10/28 4:06pm	0	8584					
	Array Example	# Array Example A VHDL array is a data type which consists of a vector or a multi-dimensional set o	Doulos Example	2019/10/28 4:06pm	1	8521					
	For Loop Example	# For Loop Example A foor loop is a sequential statement used to execute a set of sequential statem	Doulos Example	2019/10/28 4:06pm	2	8103					
	how to use run.do with VHDL	An example run.do file for each of the commercial simulators. In each case, code is necessary to sav	Doulos Example	2020/11/02 2:49pm	2	7663					
	Alias Example	# Alias Example A VHDL alias lets you give an alternative name for almost anything. They are partic	Doulos Example	2019/10/28 4:06pm	0	7529					
	Generate Example	# Generate Example A generate statement is a concurrent statement used to create regular structures	Doulos Example	2019/10/28 4:06pm	1	7027					
	TextIO Write Example	# TextIO Write Example `TEXTIO` is a VHDL package which allows the reading and writing of ASCII tex	Doulos Example	2019/10/28 4:06pm	1	6465					
	External Name Example	# External Name Example VHDL 2008 adds external names to allow hierarchical access to objects that	Doulos Example	2019/10/28 4:06pm	0	5802					
	TextIO Read Example	# TextIO Read Example 'TEXTIO' is a VHDL package which allows the reading and writing of ASCII text	Doulos Example	2019/10/28 4:06pm	0	5224					
	Signal Example	# Signal Example A `signal` represents an electrical connection, wire or bus. Signals are used for	Doulos Example	2019/10/28 4:06pm	0	4919					
	OSVVM Example	Simple example of functional coverage using CoveragePkg of OSVVM	Victor Lyuboslavsky	2019/10/28 4:05pm	3	4843					

Example of VHDL code: OR gate

EDA playground	New Run & Save @ Copy	🖓 😥 SystemVerilog Static & Automatic Lifetimes April 2, 2025 REGISTER NOW • Resources • Community • Help • 🥂 Playgrounds • 🕑 Profile •
Brought to you by ADOULOS	testbench.vhd	design.vhd
Doulos does not endorse training material from other suppliers on EDA Playground.	1 Testbench for OR gate	1 Simple OR gate design
 Languages & Libraries 	<pre>2 library IEEE; 3 use IEEE.std_logic_1164.all;</pre>	<pre>2 library IEEE; 3 use IEEE.std_logic_1164.all;</pre>
Testbench + Design	4 5 entity testbench is 6 empty	4 5 entity or_gate is 8 port
VHDL \$	7 end testbench;	7 a: in std_logic; 8 b: in std_logic;
None	9 architecture tb of testbench is	<pre>9 q: out std_logic); 10 end or_gate;</pre>
OVL OSVVM	11 DUI component 12 component or_gate is	11 12 architecture rtl of or_gate is 13 signal or al : stallogic:
Top entity	14 a: in std_logic; 15 b: in std_logic;	$\begin{array}{l} 14 \text{ begin} \\ 15 \text{ or}_g1 \iff a \text{ or } b; \end{array}$
Enable VUnit ()	<pre>16 q: out std_logic); 17 end component;</pre>	16 q <= or_g1; 17 end rtl;
 Tools & Simulators @ 	18 19 signal a_in, b_in, q_out: std_logic;	
Aldec Riviera Pro 2023.04	21 begin 22	
Compile Options 😯	23 Connect DUT DUT: or_gate port map(a_in, b_in, q_out);	
Run Options 🕑	25 26 process 27 heatin	
Run Options	28	
Run Time: 10 ms	30 wait for 1 ns; 31 assert(q_out='0') report "Fail 0/0" severity error;	
Use run.bash shell script	$\begin{array}{c} 32 \\ 33 \\ a_in \leftarrow 0'; \\ 34 \\ b_in \leftarrow 11' \end{array}$	
 Open EPWave after run Show output file after run 	wait for 1 ns; as assert(q_out='1') report "Fail 0/1" severity error;	Destau
Download files after run		Design
 Examples 	39 D_In <= 'X'; 40 wait for 1 ns; 41 assert(a gut=1') report "Foil 1/X" severity error:	e e e e e e e e e e e e e e e e e e e
using EDA Playground	42 43 a_in <= '1';	
Verilog/SystemVerilog	44 b_in <= '1'; 45 wait for 1 ns;	
UVM EasierUVM	46 assert(q_out=1) report fail 1/1 sevenity error; 47 48 Clean inputs	
SVAUnit	49 a_in <= '0'; 50 b_in <= '0';	
VUnit (Verilog/SV)	assert false report "Test done." severity note;	
VUnit (VHDL) TL-Verilog	53 wait; 54 end process; 55 end th:	
e + Verilog	56	
Python + Verilog Python Only		
C++/SystemC		
204		
	eLog <share< th=""><th></th></share<>	
	VHDL - OR Gate - Signal 0 views and 0 likes 🖒 Public (anyone with the link can view) 3	
	B I H 66 $\equiv \equiv \circ$ \circ \odot	
	Simple VHDL example of an OR gate design and testbench.	
By using our website,	vou agree to the usage of cookies. Hide	

VHDL basics

- VHDL is a strongly typed language (like C)
 - All objects in VHDL must have a type (signals, variables, ports, etc...)
 - Objects can only have value of that type
 - Objects must be declared before using them
 - Operations are allowed only between same-type objects
 - Advantage: Less mistakes. Disadvantage: Longer codes
- VHDL is case insensitive
- Every VHDL statement ends with a semicolumn ;
- Not sensitive to white spaces between statements
- Empty lines ignored by compiler
- Comments start with two dashes --

Building blocks of VHDL



- Library and packages
- Entity
- Architecture

[Words in purple are VHDL keywords]

Entity, port



- The entity declares the digital block
 or_gate in this example
- The **port** within the entity contains statements to define the interface to the outside world
 - Common port modes: in, out, inout
 - In this example
 - **a**, **b** are the inputs to the digital block
 - **q** is the output of the digital block
 - a, b, q are of type std_logic (one of the most common data type in VHDL, from the IEEE library, more in a bit)
 - No semicolumn (;) after the last port definition

Architecture



- The **architecture** implements the functionality of the entity/digital block
- It is composed of two parts
 - Declarative part between the is and the begin keywords
 - Implementation part between the begin and the end keywords

Architecture



- The functionality of the digital block is described in the implementation part of the architecture
- In this example, the functionality implemented by the architecture is the OR function
- or reserved keyword in VHDL

Signal declaration



- All signals that are used by the architecture must be defined in the declarative part
 - In this example, the architecture uses the signal or_g1 of type std_logic
 - Optionally declare an initial value (if no initial value, derived from type definition)
 - Examples of signal declaration

```
signal a : std_logic;
signal b : integer;
signal be_signal : std_logic_vector(11 downto 0);
signal A : std_logic := '0';
signal B : std_logic_vector(11 downto 0) := (others => '0');
```

Signal assignment



- Signal assignment is done with the <= operator, in the architecture implementation part
- Note: signal assignments are evaluated concurrently to each VHDL statement, when placed outside of a process block (more on process block in a bit)
 - Evaluated at the same time
 - The order in which they are written does not count
 - Equivalent implementations:

architecture Behavioral of MyModule is	architecture Behavioral of MyModule is
<pre>begin S <= A; B <= C; end Behavioral;</pre>	<pre>begin B <= C; S <= A; end Behavioral;</pre>

Library and packages



- Library and packages
 - Import definitons (data types, functions, keywords, etc) from other files
 - Use statement to add packages from a library
- In this example we use the IEEE library, one of the most common library used in VHDL designs
 - **IEEE.std_logic_1164** is one of two main packages to import when using this library
 - The other is IEEE.numeric_std

Data types

- Data types
 - Built-in; Third parties; User-defined
- Built-in data types
 - integer: whole numbers
 - real: floating point numbers
 - time: used to specify delays important in simulation
 - **bit**: scalar 1-bit signal (allowed values '0' or '1')
 - **bit_vector**: multiple bits (buses) signals
 - **boolean**: boolean number (true or false)
- Built-in data-types are not enough to describe an actual circuit
 - Types can be extended using external libraries (Third parties or User-defined)

IEEE packages

- VHDL logic types
 - **std_logic** for single bit signals
 - std_logic_vector for multiple-bit signals (buses)
 - **signed**: vector representation of signed binary numbers
 - unsigned: vector representation of unsigned binary numbers

- Additional logic values
 - 'U': unitialised
 - 'X': unknown logic value
 - **'Z'**: high-impedance
 - **'W'**: weak signal
 - 'L': weak low
 - **'H'**: weak high
 - '-': don't care

Testbench

- Remember: VHDL code in the testbench will never be synthesized!
 - Non synthesizable code can be used, typically makes simulation easier and better
- The test bench has library, entity and architecture
- Testbench entity typically empty

```
\oplus
testbench.vhd
     -- lestbench for UK gate
  2 library IEEE;
  3 use IEEE.std_logic_1164.all;
  5 entity testbench is
  6 -- empty
  7 end testbench;
   9 architecture tb of testbench is
  10
  11 -- DUT component
  12 component or_gate is
  13 port(
  14
       a: in std_logic;
       b: in std_logic;
  15
       q: out std_logic);
  16
  17 end component;
  18
  19 signal a_in, b_in, q_out: std_logic;
  20
  21 begin
  22
  23
       -- Connect DUT
  24
       DUT: or_gate port map(a_in, b_in, q_out);
  25
  26
       process
  27
       begin
  28
         a_in <= '0'
  29
         b_in <= '0';
  30
         wait for 1 ns;
  31
         assert(q_out='0') report "Fail 0/0" severity error;
  32
  33
         a_in <= '0';
  34
         b_in <= '1';
  35
         wait for 1 ns;
  36
         assert(q_out='1') report "Fail 0/1" severity error;
  37
         a_in <= '1';
  38
  39
         b_in <= 'X';
  40
         wait for 1 ns;
         assert(q_out='1') report "Fail 1/X" severity error;
  41
  42
  43
         a_in <= '1':
  44
         b_in <= '1';
  45
         wait for 1 ns;
         assert(q_out='1') report "Fail 1/1" severity error;
  46
  47
  48
         -- Clear inputs
  49
         a_in <= '0';
  50
         b_in <= '0';
  51
  52
         assert false report "Test done." severity note;
  53
         wait;
  54
       end process;
  55 end tb;
  56
```

Component declaration & instantiation

- Declare the component to be simulated in the declarative region of your architecture
- Instantiate the component to be simulated in the implementation region architecture
- DUT Device Under Test
 - Sometimes UUT Unit Under Test



Simulating input signals

 The stimuli to be applied to the inputs of the DUT are defined in the architecture using a process block (more about process block in a bit)

```
Ð
testbench.vhd
   1 -- Testbench for OR gate
   2 library IEEE;
   3 use IEEE.std_logic_1164.all;
   5 entity testbench is
   6 -- empty
   7 end testbench;
   9 architecture tb of testbench is
  10
  11 -- DUT component
  12 component or_gate is
  13 port(
  14 a: in std_logic;
  15
       b: in std_logic;
       q: out std_logic);
  16
  17 end component;
  18
  19 signal a_in, b_in, q_out: std_logic;
  20
  21 begin
  22
  23
       -- Connect DUT
  24
       DUT: or_gate port map(a_in, b_in, q_out);
  26
       process
  27
       begin
  28
         a_in <= '0';
  29
         b_in <= '0';
  30
         wait for 1 ns;
 31
         assert(q_out='0') report "Fail 0/0" severity error;
  32
  33
         a_in <= '0';
  34
         b_in <= '1';
  35
         wait for 1 ns;
  36
         assert(q_out='1') report "Fail 0/1" severity error;
  37
  38
         a_in <= '1';
  39
         b_in <= 'X';</pre>
  40
         wait for 1 ns;
  41
         assert(q_out='1') report "Fail 1/X" severity error;
  42
  43
         a_in <= '1':
  44
         b_in <= '1';
  45
         wait for 1 ns;
  46
         assert(q_out='1') report "Fail 1/1" severity error;
  47
  48
         -- Clear inputs
  49
         a_in <= '0';
  50
         b_in <= '0';
  51
  52
         assert false report "Test done." severity note;
  53
         wait;
  54
       end process;
  55 end tb;
  56
```

wait statements

- wait statements are used in test benches as delays to sequence inputs
 - Not synthesizable code
 - wait for <time>; (this example)
 - wait on <signal>;
 - Waiting for an event (change of state in a signal)
 - wait until <boolean expression>;
 - Wait for a specific signal value

```
testbench.vhd
           (\pm)
   1 -- Testbench for OR gate
   2 library IEEE;
   3 use IEEE.std_logic_1164.all;
   5 entity testbench is
   6 -- empty
   7 end testbench;
   9 architecture tb of testbench is
  10
  11
     -- DUT component
  12 component or_gate is
  13 port(
  14
       a: in std_logic;
  15
       b: in std_logic;
  16
       q: out std_logic);
  17 end component;
  18
  19 signal a_in, b_in, q_out: std_logic;
  20
  21 begin
  22
  23
       -- Connect DUT
  24
       DUT: or_gate port map(a_in, b_in, q_out);
  25
  26
       process
  27
       begin
         a_in <= '0':
  28
         b_in <= '0';
  29
  30
         wait for 1 ns;
  31
         assert(q_out='0') report "Fail 0/0" severity error;
  32
  33
         a_in <= '0';
  34
         b_in <= '1';
  35
         wait for 1 ns;
  36
         assert(q_out='1') report "Fail 0/1" severity error;
  37
         a_in <= '1';
  38
  39
         b_in <= 'X';</pre>
  40
         wait for 1 ns;
  41
         assert(q_out='1') report "Fail 1/X" severity error;
  42
  43
         a_in <= '1':
  44
         b_in <= '1';
  45
         wait for 1 ns;
  46
         assert(q_out='1') report "Fail 1/1" severity error;
  47
  48
         -- Clear inputs
  49
         a_in <= '0';
  50
         b_in <= '0';
  51
  52
         assert false report "Test done." severity note;
  53
         wait;
  54
       end process;
  55 end tb;
  56
```

Assert, report, severity

assert, report, severity

- Use the assert function to check signal values against some expectation
- Assert returns always a boolean value
- Default severity is error

```
Ð
testbench.vhd
   1 -- Testbench for OR gate
   2 library IEEE;
   3 use IEEE.std_logic_1164.all;
   5 entity testbench is
   6 -- empty
   7 end testbench;
   9 architecture tb of testbench is
  10
  11 -- DUT component
  12 component or_gate is
  13 port(
  14
     a: in std_logic;
  15
       b: in std_logic;
       g: out std_logic);
  16
  17 end component;
  18
  19 signal a_in, b_in, q_out: std_logic;
  20
  21 begin
  22
  23
       -- Connect DUT
  24
       DUT: or_gate port map(a_in, b_in, q_out);
  25
  26
       process
  27
       begin
  28
         a_in <= '0'
  29
         b_in <= '0';
  30
         wait for 1 ns;
  31
         assert(q_out='0') report "Fail 0/0" severity error;
  32
  33
         a_in <= '0';
         b_in <= '1';
  34
  35
         wait for 1 ns;
  36
         assert(q_out='1') report "Fail 0/1" severity error;
  37
         a_in <= '1';
  38
  39
         b_in <= 'X';
  40
         wait for 1 ns;
         assert(q_out='1') report "Fail 1/X" severity error;
  41
  42
  43
         a_in <= '1';
         b_in <= '1';
  44
  45
         wait for 1 ns;
         assert(q_out='1') report "Fail 1/1" severity error;
  46
  47
  48
         -- Clear inputs
         a_in <= '0';
  49
  50
         b_in <= '0';
  51
  52
         assert false report "Test done." severity note;
  53
         wait;
  54
       ena process;
  55
     end tb;
  56
```

Terminating the simulation

• wait;

• Stopping all stimuli at the end of the process

testben	ch.vhd
1	Testbench for OR gate
3	use IEEE.std_logic_1164.all;
5	entity testbench is
6	empty
7	end testbench;
9	architecture tb of testbench is
11	DUT component
12	component or_gate is
13	port(
14	a: in sta_logic; b: in std logic:
16	g: out std_logic);
17	end component;
18	stand a to b to a substant last a
19	signal a_in, b_in, q_out: sta_logic;
21	begin
22	
23	Connect DUT
24	DUT: or_gate port map(a_in, b_in, q_out);
25	process
27	begin
28	a_in <= '0';
29	b_in <= '0';
30	Wait for 1 ns;
32	usser (q_out= o) report full or o severity error,
33	a_in <= '0';
34	b_in <= '1';
35	wait for 1 ns;
37	usser (q_out= 1) report full of 1 severity error,
38	a_in <= '1';
39	b_in <= 'X';
40	wait for 1 ns;
41	ussent(q_out=1) report Full 17X sevenity error,
43	a_in <= '1';
44	b_in <= '1';
45	wait for 1 ns;
40	ussent(q_out=1) report Full 1/1 sevenity error,
48	Clear inputs
49	a_in <= '0';
50	b_in <= '0';
51	assert false report "Test done." severity note:
53	wait;
54	ena process;
55	end tb;
56	

EDA Playground: Run a simulation

EDA playground	New Run & Save @ Copy	🖓 EDA 💷 System Verilog Static & Automatic Lifetimes REGISTER NOW · Resources - Community - Help - 🛹 Playgrounds - 🕑 Profile
Brought to you by ADOULOS	testbench.vhd V	design.vhd
Doulos does not endorse training material from other suppliers on EDA Playground.	1 Testbench No. OR gate	1 Simple OR gate design
- Languages & Libraries	2 library IEEE; 3 use IEEE.std_logic_r64.al	<pre>2 library IEEE; 3 use IEEE.std_logic_1164.all;</pre>
Testbench + Design	entity testbench is 2	4 5 port/ 6 port/
VHDL \$	7 end to the opench;	7 a: in std_logic; 8 b: in std_logic;
None OVI	urchitecture tb of testbench is	9 q: out std_logic); 10 end or_gate;
OSVM	The name of the ton entity is	12 architecture rtl of or_gate is 13 signal or_g1 : std_logic;
Top entity testbench		14 begin 15 or_g1 <= a or b;
	the name of your testbench	10 q <= or_gu; 17 end rtl;
Tools & Simulators 𝔅		
Aldec Riviera Pro 2023.04 \$	21 begin 22 23 are Connect DUT	
-2008	24 DUT: or_gate port map(a_in, b_in, q_out); 25	
Run Options ()	26 process 27 begin	
Run Time: 10 ms	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Use run.do Tcl file	<pre>31 assert(q_out='0') report "Fail 0/0" severity error; 32</pre>	
Open EPWave after run	$a_{1}n < a_{2}n < a_{3}a_{1}n < a_{3}a_{1}a_{2}a_{3}a_{3}a_{3}a_{3}a_{3}a_{3}a_{3}a_{3$	
Show output file after run	assert report "Fail 0/1" severity error;	
	38 a_in <= 'l'; 39 b_in <= 'X'; 40 write for 1 pr:	
using EDA Playaround	assert(q_out='1') report "Fail 1/X" severity error;	
VHDL	43 a_in <= '1'; 44 b_in <= '1';	
UVM	<pre>45 wait for 1 ns; 46 assert(q_out='1') report "Fail 1/1" severity error; 47</pre>	
EasierUVM SVAUnit	$\begin{array}{r} 48 \\ 49 \\ a_{in} \leftarrow 0; \end{array}$	
SVUnit	50 b_in <= '0'; 51 52 assart false report "Tast dong " severity note:	
VUnit (VHDL)	sa wait; sa wait; s4 end process;	
TL-Verilog e + Verilog	55 end tb; 56	
Python + Verilog		
C++/SystemC		
204		
	●Log <share< td=""><td></td></share<>	
	VHDL - OR Gate - Signal 0 views and 0 likes 🖒 Public (anyone with the link can view) 🙃 🖍 Save	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	Simple VHDL example of an OR gate design and testbench.	
By using our website. v	ou agree to the usage of cookies. Hide	
_, _, _, _, _, _, _, _, _, _, _, _, _, _		



Simulation waveforms show changes to signal values as function of simulation time a_in, b_in, q_out: internal signals - a, b, q: interface signals

		🔒 edaplayground.	com		S 🕬	ن ال ال				
💼 VHDL - OR Gate - Signal - EDA F	ayground				EDA EPWave Wave	ave orm Viewer				
EPWave beta CLoad Save Examples O About							⊼ Apps I.gonella@bham.ac.uk ≗			
EDA Playground ÷ 1 xs://www.edaplayground.com/x/GHWD Get Signals Radix • Q Q	2	From:	Ops	3 To:	4,000ps	4				
0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1,000 1,200 1,400 	1,600 , , , , , , , 1,800 , , , , , , ,	2,000	2,400	2,800	3,000	, 3,600 , , , , , , , , 3,800 , , , , , , , , ,			
۹_out										
9										

Exercise 1: Design and simulate a 2-input AND gate





Exercise 1: Solution

EDA playground	New Run 🖋 Save 🖉 Copy	System Verilog Static & Automatic Lifetimes REGISTER Preserved FREE WEBINAR FREE WEBINAR April 2, 2025 NOW NOW	A Playgrounds - O Profile -
Brought to you by ADOULOS	testbench.vhd 🕂	design.vhd	
Doulos does not endorse training material from other suppliers on EDA Playground.	Testhauth for the set		
	<pre>1 lestbench for AND gate 2 library IEEE; </pre>	1 Simple AND gate design 2 library IEEE;	
 Languages & Libraries 	<pre>3 use IEEE.std_logic_1164.all; 4</pre>	<pre>3 use IEEE.std_logic_1164.all; 4</pre>	
festbench + Design	5 entity testbench is 6 empty	5 entity and_gate is 6 port(
	7 end testbench;	a: in std_logic; b: in std_logic;	
None	9 architecture tb of testbench is	9 q: out std_logic); 10 end and_aate;	
	11 DUT component 12 component and_gate is	11 12 architecture rtl of and gate is	
Top entity	13 port(14 a: in std logic:	<pre>13 signal and_g1 : std_logic; 14 begin</pre>	
stbench	15 b: in std_logic; 16 c: out std_logic):	15 and g1 \leq a and b; 16 $\alpha \leq and$ al:	
Enable VUnit (1)	17 end component;	17 end rtl;	
Tools & Simulators @	19 signal a_in, b_in, q_out: std_logic;		
Aldec Riviera Pro 2023.04	21 begin		
Compile Options 😯	23 Connect DUT		
008	<pre>24 UUI: and_gate port map(a_in, b_in, q_out); 25</pre>		
un Options 🕑	26 process 27 begin		
in Options	28 a_in <= '0'; 29 b_in <= '0';		
un Time: 10 ms	30 wait for 1 ns; 31 assert(a out='0') report "Fail 0/0" severity error:		
Use run.do Tcl file			
Open EPWave after run	$a_{i} = b_{i}$		
Show output file after run	<pre>35 wait for 1 hS; 36 assert(q_out='0') report "Fail 0/1" severity error;</pre>		
Jownload files after run	37 38 a_in <= '0';		
Examples	<pre>39 b_in <= 'X'; 40 wait for 1 ns;</pre>		
sing EDA Playaround	<pre>41 assert(q_out='0') report "Fail 1/X" severity error; 42</pre>		
HDL	43 a_in <= '1';		
/erilog/SystemVerilog	44 0_tit <= 1; 45 wait for 1 ns;		
VM	<pre>46 assert(q_out='1') report "Fail 1/1" severity error; 47</pre>		
:asierUVM SVAUnit	48 Clear inputs 49 a_in <= '0';		
3VUnit	50 b_in <= '0'; 51 wait for 1 ns;		
Unit (Verilog/SV)	52 53 assert false report "Test done " severity note:		
Unit (VHDL)	54 wait;		
+ Verilog	56 end tb;		
thon + Verilog	5/		
thon Only	EDA Laura Gonella	EDA VHDL - OR Gate - LACD - EDA Playground EDA VHDL - AND Gate - LACD - EDA Playground	EDA EPWa
+/oystemu	■L EPWave _{beta} C Load Save Examples O About		
		Parama Dana Parama	000
	# KE EDA Playground \$	From: Ups To: 5,	Juups
	# KE Get Signals Radix • Q Q 100%		
	# EX 0 1.000	, , , , , 1.500 , , , , , , , , , , , , , , , , , ,	3,500 4,000
	# KE		
	# VS b_in		
	Find good		
	[202 b		
	Done		

am.ac.uk 🔒

Brought to you by DOULOS

Exercise 1: Solution



Brought to you by ADOULOS

Exercise 2: Design and simulate a 2to1 MUX



Conditional statement: when/else

- To describe the MUX functionality in the architecture, you need to use "when/else"
 - Conditional signal assignment (implicit if)
 - Examples of the sintax:

A <= '1' when B='1' else '0';

output <= input1 when mux_sel = "00" else input2 when mux_sel = "01" else (others => '0');

• Using these examples, implement the syntax needed for your MUX

Exercise 2: Solution

 \oplus testbench.vhd 1 -- Testbench for MUX 2 library IEEE; 3 use IEEE.std_logic_1164.all; 5 entity testbench is 6 -- empty 7 end testbench; 8 9 architecture tb of testbench is 10 11 -- DUT component 12 component mux_2to1 is 13 port(a: in std_logic; 14 b: in std_logic; 15 s: in std_logic; 16 q: out std_logic); 17 18 end component; 19 20 signal a_in, b_in, s_in, q_out: std_logic; 21 22 begin 23 24 -- Connect DUT DUT: mux_2to1 port map(a_in, b_in, s_in, q_out); 25 26 27 process 28 begin a_in <= '0': 29 b_in <= '0' 30 s_in <= '0'; 31 32 wait for 1 ns; 33 34 a_in <= '0';

35

36

37

38

39

40

41

42

43

44

45

46

47 48

49 50 b_in <= '1';

s_in <= '0';

a_in <= '1';

b_in <= '0'

s_in <= '0';

a_in <= '1';

b_in <= '0':

s_in <= '1';

wait for 1 ns;

wait for 1 ns;

wait for 1 ns;

\oplus design.vhd

```
1 -- Code your design here
 2 library IEEE;
 3 use IEEE.std_logic_1164.all;
 4
 5 entity mux_2to1 is
 6 port (
 7 a : in std_logic;
 8 b : in std_logic;
9 s : in std_logic;
10 q : out std_logic);
11 end mux_2to1;
12
13 architecture rtl of mux_2to1 is
14 begin
                                              "when/else"
15 q' = a when s = '0' else b;
16 end rtl;
```

 \oplus design.vhd 1 -- Code your design here 2 library IEEE: 3 use IEEE.std_logic_1164.all; 4 5 entity mux_2to1 is 6 port (7 a : in std_logic; b : in std_logic; 8 9 s : in std_logic; 10 q : out std_logic); 11 end mux_2to1; 12 13 architecture rtl of mux_2to1 is 14 begin **Boolean expression** 15 $q \ll ((not s) and a)$ or (s and b); 16 end rtl:

Exercise 2: Solution

EPWave beta	€ Lo	oad 🖋	Save	Examples	About													🛆 Apps	l.gonella@bham.ac.ul	< 🚨
EDA Playg	ound 🜲			https://ww	ww.edaplay	ground.com/x/ev3v			Fro	n:	0ps]	То:	4,000ps						
Get Signals	Radix -	• •	a a	100%	₩ ₩	✓ 35,000ps	✓ ×													
0					500		1,000	 1,500		2,000		2,5	νφ _i i		3,	,000	 3,	,50 0 ,		
a_in																				
b_in																				
q_out																				
s_in																				
a																				
ь																				
q																				
s																				

Brought to you by ADOULOS

End of part 1

- VHDL basics and building blocks
- Entity, port
- Architecture
- Signal declaration and assignment
- Library and packages
- Data types
- IEEE library
- Conditional statement: when/else

- Component declaration and instantiation in test bench
- Simulating the input signals
- wait statements
- Asserting, report, severity
- Terminating the simulation
- Run a simulation in EDA playground

- Example: OR gate
- Exercise 1: AND gate
- Exercise 2: 2to1 MUX