### Introduzione alle FPGA

### Lab 2

#### Prof. Laura Gonella

Laboratorio di Acquisizione e Controllo Dati a.a. 2024-25

# Examples and exercises

- Example: OR gate
- Exercise 1: AND gate
- Exercise 2: 2to1 MUX
- Example: OR gate with "process"
- Example: D-FF
- Exercise 3: 2to1 MUX with "process" and "if" statement
- Exercise 4: D-FF with synchronous reset
- Exercise 5: Shift register

#### process statement

- The **process** statement is used in VHDL to define blocks to be evaluated sequentially
  - Statements inside a process are evaluated sequentially (like most programming languages)
  - Multiple process blocks are evaluated concurrently
- A process can have a sensitivity list
  - List of signal to which the process is sensitive (for example a clock)
  - The process is executed only when there is a change to a signal in the sensitivity list
- Processes are used to define a block of combinational logic or a block of sequential logic the latter is far more used

```
<process_name> : process(signalA, signalB)
begin
statement 1;
statement 2;
...
statement N;
end process <process_name>;
```

### Example: OR gate with process statement



Could have been written as:

```
architecture rtl of or_gate is
   begin
    q <= a or b;
   end rtl</pre>
```

# Example of sequential logic with process: D-FF design

```
-- Code your design here
 1
 2
3
   library IEEE;
   use IEEE.std_logic_1164.all;
 4
 5
   entity DFF is
 6
 7
   port(
          : in
                std_logic;
 8
     D
     CLK :in
                std_logic;
 9
          : out std_logic);
10
     0
   end DFF;
11
12
   architecture rtl of DFF is
13
14
15
   begin
16
     process (CLK)
17
18
       begin
            if rising_edge(CLK) then
19
            Q <= D;
20
            end if:
21
22
23
24
25
26
       end process;
   end rtl;
```



# Edge detection

```
-- Code your design here
 2
    library IEEE;
   use IEEE.std_logic_1164.all;
 5
   entity DFF is
   port(
           : in std_logic;
      CLK :in
                 std_logic;
          : out std_logic);
   end DFF;
13 architecture rtl of DFF is
14
15
   begin
16
17
      process (CLK)
18
        begin
             if rising_edge(CLK) then
19
20
             0 <= D;
21 end p
22 end p
23
24 end rtl;
25
26
             end if:
        end process;
```

### process block

- In this example, the sensitivity list contains the clock signal, CLK
  - The process is executed only when there is a change to the clock

### rising\_edge(CLK)

- functions to detect signal and clock edges in the ieee.std\_logic\_1164.all package
- rising\_edge(s) returns true, if there is a rising edge on the signal s
- falling\_edge(s) returns true, if there is a falling edge on the signal s

# Conditional statement: if

```
-- Code your design here
 2
 3
    library IEEE;
   use IEEE.std_logic_1164.all;
 5
   entity DFF is
 6
   port(
 7
           : in std_logic;
 8
                  std_logic;
      CLK :in
 9
           : out std_logic);
   end DFF;
 11
13 architecture rtl of DFF is
14
15
   begin
16
17
      process (CLK)
18
        begin
19
             if rising_edge(CLK) then
20 (
21 end p
22 end p
23
24 end rtl;
25
26
             Q <= D;
             end if:
        end process;
```

- Conditional statement: if
  - Conditional execution inside a process
  - Condition should return a Boolean (true/false)
  - Keywords: if, elsif, and else

```
if <condition1> then
    <vhdl statement>;
end if;
```

```
if <condition1> then
    <vhdl statement 1>;
else
    <vhdl statement 2>;
end if;
```



# Conditional statement: if

```
-- Code your design here
 1
 2
3
    library IEEE;
   use IEEE.std_logic_1164.all;
 4
 5
   entity DFF is
 6
 7
   port(
           : in std_logic;
      D
 8
      CLK :in
                 std_logic;
 9
      Q : out std_logic);
10
   end DFF;
11
10
13 architecture rtl of DFF is
14
15
16
17
   begin
      process (CLK)
18
19
        begin
             if rising_edge(CLK) then
20 (
21 end p
22 end p
23
24 end rtl;
25
26
             Q <= D;
             end if;
        end process;
```

#### • Conditional statement: if

Relational operators:							
=	equal						
/=	not equal						
<	less than						
<=	less than or equal						
>	greater than						
>=	greater than or equal						

#### Logical operators:

not a	true if <i>a</i> is false							
a and b	true if <i>a</i> and <i>b</i> are true							
a or b	true if <i>a</i> or <i>b</i> are true							
a nand b	true if <i>a</i> or <i>b</i> is false							
a nor b	true if <i>a</i> and <i>b</i> are false							
a <b>xor</b> b	true if exactly one of <i>a</i> or <i>b</i> are true							
a <b>xnor</b> b	true if <i>a</i> and <i>b</i> are equal							

# Example of sequential logic with process: D-FF testbench



### Constants in VHDL



#### Architecture - Declaritive part

- Component declaration
- Signals declaration
  - Note the signals and constant to be used for the clock generation process

#### constant

- Can be defined in process, architecture or package blocks
- := assignment operator for constants

### **Clock simulation**

Signals and constant for clock generation process defined in the declaritive part of the architecture

24 signal CLK : STD\_LOGIC := '0';

```
signal StopClock : BOOLEAN; -- boolean number (true or false)
constant Period : TIME := 10 ns; -- constant
begin
definition -- Instantiate the D flip-flop
DUT: DFF port map(D, CLK, Q);
```

```
34
   -- Clock generation process
35
         ClockGenerator: process
36
         begin
37
            while not StopClock loop
38
              Clk <= '0';
39
              wait for Period/2;
40
              Clk <= '1';
41
              wait for Period/2;
42
43
            end loop;
                                              begin
                                          50
44
         wait:
                                          51
         end process ClockGenerator;
45
40
```

```
47 -- Stimulus process
        stim_proc: process
            d <= '0';
            wait for 20 ns:
            d <= '1';
            wait for 20 ns;
55
56
57
            d <= '0';
            wait for 20 ns;
58
59
            d <= '1';
60
            wait for 20 ns;
61
62
            StopClock <= True;</pre>
63
64
            wait;
65
66
67
        end process stim_proc;
68
69 end behavioral;
```

#### Architecture - Implemenation part

- Component instantiation
- Clock generation process
  - Simple to define in testbenches
  - Can be running indefinitely or for a finite number of clock cycles
  - In this example, we use the signal StopClock to stop the clock

### **Clock simulation**

Signals and constant for clock generation process defined in the declaritive part of the architecture

24 signal CLK : STD\_LOGIC := '0';

```
signal StopClock : BOOLEAN; -- boolean number (true or false)
constant Period : TIME := 10 ns; -- constant
begin
```

```
30
31
   -- Instantiate the D flip-flop
32
       DUT: DFF port map(D, CLK, Q);
33
34
      Clock generation process
35
         ClockGenerator: process
36
37
         begin
           while not StopClock loop
38
              Clk <= '0':
39
              wait for Period/2;
40
              Clk <= '1';
41
              wait for Period/2;
42
43
            end loop;
44
         wait:
         end process ClockGenerator;
45
40
```

```
begin
47 -- Stimulus process
       stim_proc: process
       begin
50
           d <= '0';
wait for 20 ns;
51
           d <= '1';
            wait for 20 ns;
55
56
57
            d <= '0';
            wait for 20 ns;
58
59
            d <= '1';
60
            wait for 20 ns;
61
                                       begin
62
           StopClock <= True;</pre>
63
64
            wait;
65
67
       end process stim_proc;
69 end behavioral;
```

#### Architecture - Implemenation part

- Component instantiation
- Clock generation process
  - Examples of clock generation syntax

```
architecture behavior of testbench is
architecture behavior of testbench is
                                               signal clk : std_logic := '0';
  signal clk : std_logic := '0';
                                                constant NCYCLES : integer := 100;
  clk <= not clk after 5 ns;
                                               begin
end behavior;
                                                  clk_proc : process
                                                  begin
                                                    for I in 0 to NCYCLES-1 loop
architecture behavior of testbench is
                                                      clk <= not clk;
  signal clk : std_logic := '0';
                                                      wait for 5 ns;
  constant CLK_PERIOD : time := 10 ns;
                                                      clk <= not clk;
                                                      wait for 5 ns;
  clk <= not clk after CLK PERIOD/2;</pre>
                                                   end loop;
end behavior:
                                                    wait;
                                                  end process;
                                                end behavior;
```

# while and for statements

#### while statement

- Repeats a block of code as long as the condition is true.
- The condition is evaluated before each iteration.
- Used for loops where the number of iterations is not known beforehand.

```
while <condition > loop
      <sequential statements >
end loop;
```

#### for statement

- Repeats a block of code a fixed number of times.
- The loop variable automatically iterates over the specified range.
- Used when the number of iterations is known beforehand.

```
for <loop_variable > in <range > loop
      <sequential statements >
end loop;
```

## Example of sequential logic with process: D-FF simulation waveforms

EPWave be	ta 😂	CLoad	🖋 Save	Examples	<ul> <li>About</li> </ul>													Д	Apps I.g	jonella@b	ham.ac.uk å
EDA Play	ground Radi	¢ ix ▼ 0	<b>ર</b>	https://wv	vw.edaplaygr	pund.com/x/jdP	<pre>/ x</pre>				From:	Ops		То:	90,000ps						
	0,,,,		5,000	10,00	0,,,,,,,,	15,000	20,000	25,000	30,000	35,000	40,000	45,000	50,000	55,000	60,000	65,000	70,000	75,000	80,000	85.	,000
CLK																					
D											]										
Q																					
CLK											]										
D											]										
Q																					
Brought to you b	y 🔏 DO	OULOS																			

# if vs when/else

- VHDL is a concurrent language, it provides two different solutions to implement a conditional statement:
  - Sequential conditional statement: if
  - Concurrent conditional statement: when/else
- The sequential conditional statement can be used in process
- The concurrent conditional statement can be used in the architecture concurrent section, i.e. between the **begin/end** section of the VHDL architecture definition
- Total equivalence between if sequential statement and when/else statement; either can be used
- When using a conditional statement, one must pay attention to the final hardware implementation
  - A conditional statement can be translated into a MUX or a comparator or a huge amount of combinatorial logic

### Exercise 3: MUX 2to1 code

• Rewrite the MUX example using **process** and the **if** statement

# End of part 2

- process statement
- Edge detection
- Conditional statement: if
- Constants in VHDL
- Clock simulation
- while and for statements

- Example: OR gate with "process"
- Example: D-FF
- Exercise 3: 2to1 MUX with "process" and "if" statement

# Reset signal

- Typically the D-FF have an input for the reset signal
- Upon application of the reset  $Q = 0, \overline{Q} = 1$



• The reset signal can be synchronous or asynchronous to the process clock





```
process(CLK, RESET)
begin
    if rising_edge(CLK) then
        if RESET = '1' then
        Q <= '0';
        else
        Q <= D;
        end if;
    end if;
end if;
end process;
    -- On rising clock edge, transfer D to Q</pre>
```



### Exercise 4: Design and simulate a D-FF with synchronous reset

# Exercise 5: Design and simulate a shift register

• Design and simulate a shift register made of 4 D-FF with serial input, serial output





### Assigning vectors

```
signal vec : std_logic_vector(7 downto 0) := (others => '0'); -- vec is 0000000
vec <= "10100000"; -- vec is now 10100000
vec(0) <= '1'; -- vec is now 10100001
vec(2 downto 1) <= "01"; -- vec is now 10100011
vec(7 downto 5) <= vec(2 downto 0); -- vec is now 01100011</pre>
```

# End of part 3

- Reset signal (synch, asynch)
- Assigning vectors

- Exercise 4: D-FF with synchronous reset
- Exercise 5: Shift register

### Resources

- <u>NANDLAND</u>
- <u>fpga4fun</u>
- Free range VHLD <u>book</u>