

Introduzione alle FPGA

Lab 2

Prof. Laura Gonella

Laboratorio di Acquisizione e Controllo Dati
a.a. 2024-25

Examples and exercises

- Example: OR gate
 - Exercise 1: AND gate
 - Exercise 2: 2to1 MUX
-

- Example: OR gate with “process”
 - Example: D-FF
 - Exercise 3: 2to1 MUX with “process” and “if” statement
-

- Exercise 4: D-FF with synchronous reset
- Exercise 5: Shift register


process statement

- The **process** statement is used in VHDL to define blocks to be evaluated sequentially
 - Statements inside a process are evaluated sequentially (like most programming languages)
 - Multiple process blocks are evaluated concurrently
- A process can have a sensitivity list
 - List of signal to which the process is sensitive (for example a clock)
 - The process is executed only when there is a change to a signal in the sensitivity list
- Processes are used to define a block of combinational logic or a block of sequential logic – the latter is far more used

```
<process_name> : process (signalA , signalB )  
begin  
    statement 1;  
    statement 2;  
    ...  
    statement N;  
end process <process_name>;
```

Example: OR gate with process statement

```
design.vhd +
1  -- Simple OR gate design
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity or_gate is
6  port(
7    a: in std_logic;
8    b: in std_logic;
9    q: out std_logic);
10 end or_gate;
11
12 architecture rtl of or_gate is
13   signal or_g1 : std_logic;
14 begin
15   or_g1 <= a or b;
16   q <= or_g1;
17 end rtl;
```




Could have been written as:

```
architecture rtl of or_gate is
begin
    q <= a or b;
end rtl
```

```
design.vhd +
1  -- Simple OR gate design
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity or_gate is
6  port(
7    a: in std_logic;
8    b: in std_logic;
9    q: out std_logic);
10 end or_gate;
11
12 architecture rtl of or_gate is
13 begin
14   process(a, b) is
15   begin
16     q <= a or b;
17   end process;
18 end rtl;
```

Example of sequential logic with process: D-FF design

```
1  -- Code your design here
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5
6  entity DFF is
7  port(
8      D      : in  std_logic;
9      CLK    : in  std_logic;
10     Q      : out std_logic);
11 end DFF;
12
13 architecture rtl of DFF is
14 begin
15     process (CLK)
16     begin
17         if rising_edge(CLK) then
18             Q <= D;
19         end if;
20     end process;
21 end rtl;
```



Edge detection

```
1  -- Code your design here
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5
6  entity DFF is
7  port(
8      D    : in  std_logic;
9      CLK  : in  std_logic;
10     Q    : out std_logic);
11 end DFF;
12
13 architecture rtl of DFF is
14 begin
15     process (CLK)
16     begin
17         if rising_edge(CLK) then
18             Q <= D;
19         end if;
20     end process;
21 end rtl;
```

- **process** block

- In this example, the sensitivity list contains the clock signal, CLK
 - The process is executed only when there is a change to the clock

- **rising_edge(CLK)**

- **functions to detect signal and clock edges** in the `ieee.std_logic_1164.all` package
- **rising_edge(s)** returns true, if there is a rising edge on the signal `s`
- **falling_edge(s)** returns true, if there is a falling edge on the signal `s`

Conditional statement: if

- Conditional statement: **if**
 - Conditional execution inside a process
 - Condition should return a Boolean (true/false)
 - Keywords: **if**, **elsif**, and **else**

```
1  -- Code your design here
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5
6  entity DFF is
7  port(
8      D    : in  std_logic;
9      CLK  : in  std_logic;
10     Q    : out std_logic);
11 end DFF;
12
13 architecture rtl of DFF is
14 begin
15     process (CLK)
16     begin
17         if rising_edge(CLK) then
18             Q <= D;
19         end if;
20     end process;
21
22 end rtl;
```

```
if <condition1> then
    <vhdl statement>;
end if;
```

```
if <condition1> then
    <vhdl statement 1>;
else
    <vhdl statement 2>;
end if;
```

```
if <condition1> then
    <vhdl statement 1>;
elsif <condition2> then
    <vhdl statement 2>;
else
    <vhdl statement 3>;
end if;
```

Conditional statement: if

- Conditional statement: **if**

```
1  -- Code your design here
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5
6  entity DFF is
7  port(
8      D    : in  std_logic;
9      CLK  : in  std_logic;
10     Q    : out std_logic);
11 end DFF;
12
13 architecture rtl of DFF is
14 begin
15     process (CLK)
16     begin
17         if rising_edge(CLK) then
18             Q <= D;
19         end if;
20     end process;
21 end rtl;
```

Relational operators:

=	equal
/=	not equal
<	less than
<=	less than or equal
>	greater than
>=	greater than or equal

Logical operators:

not a	true if a is false
a and b	true if a and b are true
a or b	true if a or b are true
a nand b	true if a or b is false
a nor b	true if a and b are false
a xor b	true if exactly one of a or b are true
a xnor b	true if a and b are equal

Example of sequential logic with process: D-FF testbench

- Library

- Entity (empty)

- Architecture

- Declarative part
 - Component declaration
 - Signal declaration
- Implementation part
 - Component instantiation
 - Clock generation process
 - Stimulus process

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity TB_DFF is
5   -- empty
6 end TB_DFF;
7
8 architecture behavioral of TB_DFF is
9   -- Component declaration of the D Flip-Flop
10  component DFF is
11    port(
12      D : in std_logic;
13      CLK : in std_logic;
14      Q : out std_logic);
15  end component;
16
17  -- Signals to connect to the D flip-flop
18  signal D : STD_LOGIC := '0';
19  signal CLK : STD_LOGIC := '0';
20  signal Q : STD_LOGIC;
21
22  signal StopClock : BOOLEAN; -- boolean number (true or false)
23  constant Period : TIME := 10 ns; -- constant
24
25 begin
26   -- Instantiate the D flip-flop
27   DUT: DFF port map(D, CLK, Q);
28
29   -- Clock generation process
30   ClockGenerator: process
31   begin
32     while not StopClock loop
33       Clk <= '0';
34       wait for Period/2;
35       Clk <= '1';
36       wait for Period/2;
37     end loop;
38     wait;
39   end process ClockGenerator;
40
41   -- Stimulus process
42   stim_proc: process
43   begin
44     d <= '0';
45     wait for 20 ns;
46
47     d <= '1';
48     wait for 20 ns;
49
50     d <= '0';
51     wait for 20 ns;
52
53     d <= '1';
54     wait for 20 ns;
55
56     StopClock <= True;
57     wait;
58   end process stim_proc;
59 end behavioral;
```

Constants in VHDL

```
11
12 architecture behavioral of TB_DFF is
13
14 -- Component declaration of the D Flip-Flop
15 component DFF is
16     port(
17         D   : in  std_logic;
18         CLK : in  std_logic;
19         Q   : out std_logic);
20 end component;
21
22 -- Signals to connect to the D flip-flop
23     signal D   : STD_LOGIC := '0';
24     signal CLK : STD_LOGIC := '0';
25     signal Q   : STD_LOGIC;
26
27     signal StopClock : BOOLEAN; -- boolean number (true or false)
28     constant Period : TIME := 10 ns; -- constant
29
30 begin
```

Architecture – Declarative part

- Component declaration
 - Signals declaration
- Note the signals and constant to be used for the clock generation process

constant

- Can be defined in **process**, **architecture** or **package** blocks
- **:=** assignment operator for constants

Clock simulation

Signals and constant for clock generation process defined in the declarative part of the architecture

```
24 signal CLK : STD_LOGIC := '0';  
27 signal StopClock : BOOLEAN; -- boolean number (true or false)  
28 constant Period : TIME := 10 ns; -- constant
```

```
30 begin  
31  
32 -- Instantiate the D flip-flop  
33 DUT: DFF port map(D, CLK, Q);  
34  
35 -- Clock generation process  
36 ClockGenerator: process  
37 begin  
38 while not StopClock loop  
39 Clk <= '0';  
40 wait for Period/2;  
41 Clk <= '1';  
42 wait for Period/2;  
43 end loop;  
44 wait;  
45 end process ClockGenerator;
```

```
46  
47 -- Stimulus process  
48 stim_proc: process  
49 begin  
50  
51 d <= '0';  
52 wait for 20 ns;  
53  
54 d <= '1';  
55 wait for 20 ns;  
56  
57 d <= '0';  
58 wait for 20 ns;  
59  
60 d <= '1';  
61 wait for 20 ns;  
62  
63 StopClock <= True;  
64  
65 wait;  
66  
67 end process stim_proc;  
68  
69 end behavioral;
```

Architecture – Implementation part

- Component instantiation
- Clock generation process
 - Simple to define in testbenches
 - Can be running indefinitely or for a finite number of clock cycles
 - In this example, we use the signal **StopClock** to stop the clock

Clock simulation

Signals and constant for clock generation process defined in the declarative part of the architecture

```
24 signal CLK : STD_LOGIC := '0';  
27 signal StopClock : BOOLEAN; -- boolean number (true or false)  
28 constant Period : TIME := 10 ns; -- constant
```

```
30 begin  
31  
32 -- Instantiate the D flip-flop  
33 DUT: DFF port map(D, CLK, Q);  
34  
35 -- Clock generation process  
36 ClockGenerator: process  
37 begin  
38 while not StopClock loop  
39 Clk <= '0';  
40 wait for Period/2;  
41 Clk <= '1';  
42 wait for Period/2;  
43 end loop;  
44 wait;  
45 end process ClockGenerator;
```

```
46  
47 -- Stimulus process  
48 stim_proc: process  
49 begin  
50  
51 d <= '0';  
52 wait for 20 ns;  
53  
54 d <= '1';  
55 wait for 20 ns;  
56  
57 d <= '0';  
58 wait for 20 ns;  
59  
60 d <= '1';  
61 wait for 20 ns;  
62  
63 StopClock <= True;  
64 wait;  
65  
66 end process stim_proc;  
67  
68  
69 end behavioral;
```

Architecture – Implementation part

- Component instantiation
- Clock generation process
- Examples of clock generation syntax

```
architecture behavior of testbench is  
    signal clk : std_logic := '0';  
begin  
    clk <= not clk after 5 ns;  
end behavior;
```

```
architecture behavior of testbench is  
    signal clk : std_logic := '0';  
    constant CLK_PERIOD : time := 10 ns;  
begin  
    clk <= not clk after CLK_PERIOD/2;  
end behavior;
```

```
architecture behavior of testbench is  
    signal clk : std_logic := '0';  
    constant NCYCLES : integer := 100;  
begin  
    clk_proc : process  
    begin  
        for I in 0 to NCYCLES-1 loop  
            clk <= not clk;  
            wait for 5 ns;  
            clk <= not clk;  
            wait for 5 ns;  
        end loop;  
        wait;  
    end process;  
end behavior;
```

while and for statements

while statement

- Repeats a block of code as long as the condition is true.
- The condition is evaluated before each iteration.
- Used for loops where the number of iterations is not known beforehand.


```
while <condition> loop
    <sequential statements>
end loop;
```

for statement

- Repeats a block of code a fixed number of times.
- The loop variable automatically iterates over the specified range.
- Used when the number of iterations is known beforehand.

```
for <loop_variable> in <range> loop
    <sequential statements>
end loop;
```

Example of sequential logic with process: D-FF simulation waveforms



if vs when/else

- VHDL is a concurrent language, it provides two different solutions to implement a conditional statement:
 - **Sequential** conditional statement: **if**
 - **Concurrent** conditional statement: **when/else**
- The **sequential** conditional statement can be used in **process**
- The **concurrent** conditional statement can be used in the architecture concurrent section, i.e. between the **begin/end** section of the VHDL architecture definition
- Total equivalence between **if** sequential statement and **when/else** statement; either can be used
- When using a conditional statement, one must pay attention to the final hardware implementation
 - A conditional statement can be translated into a MUX or a comparator or a huge amount of combinatorial logic

Exercise 3: MUX 2to1 code

- Rewrite the MUX example using **process** and the **if** statement


Exercise 3: Solution

design.vhd



```
1  -- Code your design here
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity mux_2to1 is
6  port (
7    a : in std_logic;
8    b : in std_logic;
9    s : in std_logic;
10   q : out std_logic);
11 end mux_2to1;
12
13 architecture rtl of mux_2to1 is
14 begin
15
16   process(a,b,s)
17   begin
18     if s='0' then
19       q <= a ;
20     else
21       q <= b ;
22     end if;
23   end process;
24
25 end rtl;
```

No change needed to the testbench




End of part 2

- process statement
 - Edge detection
 - Conditional statement: if
 - Constants in VHDL
 - Clock simulation
 - while and for statements
- Example: OR gate with “process”
 - Example: D-FF
 - Exercise 3: 2to1 MUX with “process” and “if” statement

Reset signal


- Typically the D-FF have an input for the reset signal
- Upon application of the reset $Q = 0, \bar{Q} = 1$
- The reset signal can be **synchronous** or **asynchronous** to the process clock



```
process(CLK, RESET)
begin
  if RESET = '1' then
    Q <= '0';
  elsif rising_edge(CLK) then
    Q <= D;
  end if;
end process;
```

-- Asynchronous reset: Reset Q to '0'


-- On rising clock edge, transfer D to Q



```
process(CLK, RESET)
begin
  if rising_edge(CLK) then
    if RESET = '1' then
      Q <= '0';
    else
      Q <= D;
    end if;
  end if;
end process;
```

-- Synchronous reset: Reset Q to '0'

-- On rising clock edge, transfer D to Q



Exercise 4: Design and simulate a D-FF with synchronous reset

Exercise 4: Solution


testbench.vhd

```
1  -- Code your testbench here
2  -- or browse Examples
3
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6
7  entity TB_DFF is
8  -- empty
9  end TB_DFF;
10
11 architecture behavioral of TB_DFF is
12 -- Component declaration of the D Flip-Flop
13 component DFF is
14 port(
15   RST : in std_logic;
16   CLK : in std_logic;
17   Q : out std_logic);
18 end component;
19
20 -- Signals to connect to the D flip-flop
21 signal d : std_logic := '0';
22 signal rst : std_logic := '0';
23 signal clk : std_logic := '0';
24 signal q : std_logic;
25
26 signal StopClock : BOOLEAN; -- boolean number (true or false)
27 constant Period : TIME := 10 ns; -- constant
28
29 begin
30 -- Instantiate the D flip-flop
31 DUT: DFF port map(d, rst, clk, q);
32
33 -- Clock generation process
34 ClockGenerator: process
35 begin
36   while not StopClock loop
37     clk <= '0';
38     wait for Period/2;
39     clk <= '1';
40     wait for Period/2;
41   end loop;
42   wait;
43 end process ClockGenerator;
44
45 -- Stimulus process
46 stim_proc: process
47 begin
48   d <= '0';
49   wait for 20 ns;
50   d <= '1';
51   -- wait for 40 ns;
52
53   wait until rising_edge(clk);
54   rst <= '1';
55   wait until rising_edge(clk);
56   rst <= '0';
57   d <= '1';
58
59   wait for 20 ns;
60   d <= '0';
61   wait for 20 ns;
62   StopClock <= True;
63   wait;
64 end process stim_proc;
65
66 end behavioral;
```

design.vhd

```
1  -- Code your design here
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5
6  entity DFF is
7  port(
8   RST : in std_logic;
9   CLK : in std_logic;
10   Q : out std_logic);
11 end DFF;
12
13 architecture rtl of DFF is
14 begin
15   process (CLK)
16   begin
17     if rising_edge(CLK) then
18       if RST = '1' then
19         Q <= '0';
20       else
21         Q <= D;
22       end if;
23     end if;
24   end process;
25
26 end rtl;
```


Exercise 4: Solution



Brought to you by  DOULOS

Exercise 5: Design and simulate a shift register

- Design and simulate a shift register made of 4 D-FF with serial input, serial output



Assigning vectors

```
signal vec : std_logic_vector(7 downto 0) := (others => '0'); -- vec is 00000000
vec <= "10100000"; -- vec is now 10100000
vec(0) <= '1'; -- vec is now 10100001
vec(2 downto 1) <= "01"; -- vec is now 10100011
vec(7 downto 5) <= vec(2 downto 0); -- vec is now 01100011
```


Exercise 5: Solution A

testbench.vhd


```
1 -- Code your testbench here
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4 use IEEE.Numeric_std.all;
5
6
7 entity SR_tb is
8 -- empty
9 end SR_tb;
10
11 architecture tb of SR_tb is
12
13 -- DUT component
14 component SR is
15     port(
16         input : in std_logic;
17         i_clock : in std_logic;
18         output : out std_logic
19     );
20 end component;
21
22 signal d : std_logic := '0';
23 signal clk : std_logic := '1';
24 signal q : std_logic;
25
26 signal StopClock : BOOLEAN;
27 constant Period : TIME := 10 ns;
28
29 begin
30 -- Connect DUT
31 DUT: SR port map(d, clk, q);
32
33 ClockGenerator: process
34 begin
35     while not StopClock loop
36         Clk <= '0';
37         wait for Period/2;
38         Clk <= '1';
39         wait for Period/2;
40     end loop;
41 end process;
42
43 SRR: process
44 begin
45     wait for 10 ns;
46     d <= '1';
47     wait for 40 ns;
48     d <= '0';
49     wait for 200 ns;
50     StopClock <= True;
51     wait;
52 end process SRR;
53
54 end tb;
```

design.vhd

```
1 -- Code your design here
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity SR is
6     port (
7         input : in std_logic;
8         i_clock : in std_logic;
9         output : out std_logic
10     );
11 end SR;
12
13 architecture rtl of SR is
14     signal Q : std_logic_vector (3 downto 0) := (others => '0');
15
16 begin
17     process (i_clock)
18     begin
19         if rising_edge(i_clock) then
20             Q ( 3 downto 1) <= Q ( 2 downto 0);
21         end if;
22     end process;
23
24     Q (0) <= input;
25     output <= Q(3);
26
27 end rtl;
```

```
graph LR
    input --> ff0[D ff0]
    ff0 -- 1 --> ff1[D ff1]
    ff1 -- 0 --> ff2[D ff2]
    ff2 -- 1 --> ff3[D ff3]
    ff3 -- 0 --> output
    i_clock --> ff0
    i_clock --> ff1
    i_clock --> ff2
    i_clock --> ff3
```

Exercise 5: Solution A



$Q(0) \leq \text{input}$

$\text{output} \leq Q(3)$

assignment as soon as
input and Q(3) change

Exercise 5: Solution B


testbench.vhd

```
1 -- Code your testbench here
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4 use IEEE.Numeric_std.all;
5
6
7 entity SR_tb is
8   -- empty
9 end SR_tb;
10
11 architecture tb of SR_tb is
12
13   -- DUT component
14   component SR is
15     port(
16       input : in std_logic;
17       i_clock : in std_logic;
18       output : out std_logic
19     );
20   end component;
21
22
23   signal d : std_logic := '0';
24   signal clk : std_logic := '1';
25   signal q : std_logic;
26
27   signal StopClock : BOOLEAN;
28   constant Period : TIME := 10 ns;
29
30   begin
31     -- Connect DUT
32     DUT: SR port map(d, clk, q);
33
34     ClockGenerator: process
35     begin
36       while not StopClock loop
37         Clk <= '0';
38         wait for Period/2;
39         Clk <= '1';
40         wait for Period/2;
41       end loop;
42       wait;
43     end process ClockGenerator;
44
45     SRR: process
46     begin
47       wait for 10 ns;
48       d <= '1';
49       wait for 40ns;
50       d <= '0';
51       wait for 200ns;
52       StopClock <= True;
53       wait;
54     end process SRR;
55
56   end tb;
```

design.vhd

```
1 -- Code your design here
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity SR is
6   port (
7     input : in std_logic;
8     i_clock : in std_logic;
9     output : out std_logic
10  );
11 end SR;
12
13 architecture rtl of SR is
14
15   signal Q : std_logic_vector (3 downto 0) := (others => '0');
16
17   begin
18
19   process (i_clock)
20   begin
21     if rising_edge(i_clock) then
22       Q ( 3 downto 1) <= Q ( 2 downto 0);
23       Q (0) <= input;
24       output <= Q(3);
25     end if;
26   end process;
27
28
29 end rtl;
30
```

Exercise 5: Solution B



$Q(0) \leq \text{input}$

$\text{output} \leq Q(3)$

assignment at the next
clock rising edge

End of part 3

- Reset signal (synch, asynch)
- Assigning vectors
- Exercise 4: D-FF with synchronous reset
- Exercise 5: Shift register

Resources

- [NANDLAND](#)
- [fpga4fun](#)
- Free range VHLD [book](#)