Dear students,
I uploaded in the L-Edit folder
- cmos20-new.tdb: a CMOS NOT gate with the layers arranged in a hopefully good order
- cmos20_subcircuits: the same, ready for subcircuit extraction
- ledit-project.zip: a folder with the NOT gate imported and simulated in pspice (orcad 17.2)
Regards
Sergio Carrato